

BBC Microcomputer Service Manual



BBC Microcomputer service manual

SECTION 1 BBC Microcomputer Models A and B (ANA01 - ANB04)

SECTION 2 BBC Microcomputer Model B+ (ANB51 - ANB54)

SECTION 3 Additional Upgrades

1770 Disc interface daughter board upgrade 64K Sideways RAM upgrade

Part No. 0433,001 Issue 1 October 1985 Within this publication the term 'BBC' is used as an abbreviation for 'British Broadcasting Corporation'.

Copyright ACORN Computers Limited 1985

Neither the whole or any part of the information contained in, or the product described in, this manual may be adapted or reproduced in any material form except with the prior written approval of ACORN Computers Limited (ACORN Computers).

The product described in this manual and products for use with it, are subject to continuous development and improvement. All information of a technical nature and particulars of the product and its use (including the information and particulars in this manual) are given by ACORN Computers in good faith. However, it is acknowledged that there may be errors or omissions in this manual. A list of details of any amendments or revisions to this manual can be obtained upon request from ACORN Computers Technical. Enquiries. ACORN Computers welcome comments and suggestions relating to the product and this manual.

All correspondence should be addressed to:-

Technical Enquiries ACORN Computers Limited Newmarket Road Cambridge CB5 8PD

All maintenance and service on the product must be carried out by ACORN Computers' authorised dealers. ACORN Computers can accept no liability whatsoever for any loss or damage caused by service or maintenance by unauthorised personnel. This manual is intended only to assist the reader in the use of this product, and therefore ACORN Computers shall not be liable for any loss or damage whatsoever arising from the use of any information or particulars in, or any error or omission in, this manual, or any incorrect use of the product.

This manual is for the sole use of ACORN Computers' authorised dealers and must only be used by them in connection with the product described within.

SECTION 1 BBC Microcomputer Models A & B

Contents

1 -Introduction Nature and purpose of the manual 1.1 1.2 Technical specification 1.2.1 Model A specification 1.2.2 Model B specification 1.2.3 Expansion 1.2.4 Software 1.2.5 Machine operating system 1.2.6 BASIC 1.3 Packaging 1.4 Mechanical assembly of the case etc 2 - General Circuit Description 2.1 Introduction 2.2 Hardware description 3 -Detailed Circuit Descriptions 3.1 Processor + clock circuitry + reset circuitry 3.2 Memory + address decoding 3.3 DRAMs + CRT controller + video processor + Teletext hardware 3.4 RGB + PAL encoder + UHF output 3.5 Cassette + RS423 + serial processor 3.6 Internal VIA Keyboard 3.7 3.8 Sound + speech + serial ROM interfaces 3.9 A to D converters 3.10 Disc interface 3.11 Printer + user port interfaces 3.12 Econet 3.13 1 MHz bus 3.14 Power supply 4 – Upgrading the PCB 4.1 Convert from EPROM MOS to ROM MOS 4.2 Convert model A to model B 4.3 Add speech option 4.4 Add 5 1/4 inch disc interface to model B 4.5 Add Econet interface to model A Add 8 inch disc interface to model B 4.6 4.7 Partial upgrading 5 -Selection links & Circuit changes 5.1 Selection link survey 5.2 Table of link options 5.3 Circuit modifications from Issue 1 to Issue 7 5.3.1 Changes from issue 2 to 3 5.3.2 Changes from issue 3 to 4 5.3.3 Changes from issue 4 to 7

6 -Servicing + Fault-finding

6.1 Introduction Test equipment Fault isolation 6.2 6.3 6.4 Most common faults 6.5 Test programs + sample waveforms 6.5.1 Test program 6.5.2 Test ROM

7 -Interfacing Survey

- 7.1 Purpose of each interface 7.2 Interfacing to various printers
- 7.3 Hardware hints and tips

8 -Component location tables

- 8.1 Integrated circuits
- 8.2 Transistors
- Diodes 8.3
- Capacitors Resistors Links 8.4
- 8.5
- 8.6

Appendices 9 –

- 9.1 Circuit block diagram
- 9.2 Assembly Drawing
- 9.3 Case Lower Assembly Drawing
- 9.4 Main PCB Layout
- 9.5 Main PCB Circuit Diagram
- Issue 9 (issue 7 board) as full foldout
- 9.6 Keyboard Circuit Diagram
- 9.7 Power Supply Circuit Diagram
- Parts list for B + disc + Econet 9.8
- 9.9 Glossary of abreviations

WARNING: THE COMPUTER MUST BE EARTHED

IMPORTANT: The wires in the mains lead for the computer are coloured in accordance with the following code:

GREEN & YELLOW - EARTH BLUE - NEUTRAL BROWN - LIVE

As the colours of the wires may not correspond with the coloured markings identifying the terminals in your plug, proceed as follows:

The wire which is coloured green and yellow must be connected to the terminal in the plug which is marked by the letter E, or by the safety earth symbol =|=, or coloured either green or green and yellow.

The wire which is coloured blue must be connected to the terminal which is marked by the letter N, or coloured black.

The wire which is coloured brown must be connected to the terminal which is marked by the letter L, or coloured red.

If the socket outlet available is not suitable for the plug supplied, the plug should be cut off and the appropriate plug fitted and wired as previously noted. The moulded plug which was cut off must be disposed of as it would be a potential shock hazard if it were to be plugged in with the cut off end of mains cord exposed.

The moulded plug must be used with the fuse and the fuse carrier firmly in place. The fuse carrier is of the same basic colour* as the coloured insert in the base of the plug. Different manufacturers' plugs and fuse carriers are not interchangeable. In the event of loss of the fuse carrier the moulded plug MUST NOT be used. Either replace the moulded plug with another conventional plug wired as previously described, or obtain a replacement fuse carrier from an authorised BBC Microcomputer dealer. In the event of the fuse blowing, it should be replaced, after clearing any faults, with a 3 amp fuse that is ASTA approved to BS 1362.

This computer was designed and manufactured to comply with BS 415. In order to ensure the continued safety of Acorn products, power supplies should be returned to Acorn for repair.

Do not use the Microcomputer in conditions of extreme heat, cold, humidity or dust or in places subject to vibration. Do not block ventilation under or behind the computer. Ensure that ,no foreign objects are inserted through any openings in the Microcomputer.

*Not necessarily the same shade of that colour.

1 Introduction

1.1 Nature and Purpose of the Manual

The purpose of this manual is to provide technical and diagnostic information about the BBC Microcomputer.

After giving general information about the technical specification and the mechanical assembly of the BBC Microcomputer, it gives a detailed description of the operation of the whole of the circuit. Information is also given about how to upgrade the various models of microcomputer and the purpose of the various links on the circuit board. Some details are also given of the ways in which the circuit has changed in its evolution from issue 1 up to issue 7. There is some guidance about servicing and fault-finding, further information about interfacing and a few suggestions about possible applications. Finally there is a section of hardware hints and tips which is a compilation of ideas from various sources.

1.2 Technical Specification

The BBC Microcomputer is supplied with two levels of hardware provision, designated, model A and model B, the former being fully upgradable to the latter.

1.2.1 Model A Specification

A fast, powerful self-contained computer system generating high resolution colour graphics and capable of synthesising 3 part music + 1 channel of noise. The computer is contained in a rigid injection moulded thermoplastic case. The following are contained within the computer thus ensuring the minimum of connecting wires.

* 73 key full travel QWERTY keyboard including 10 user definable function keys. The keyboard has two key rollover and auto repeat.

 \star Internal power supply is fully encased and manufactured to BS 415 Class 1.

 \star The internal loudspeaker is driven from a 4-channel sound synthesis circuit with full ADSR envelope control.

* A colour television signal, for connection to a normal domestic television aerial socket, is available through a phono connector. This signal is 625 line, 50Hz, interlaced, fully encoded PAL and is modulated on UHF channel 36.

 * A BNC connector supplies a composite video output to drive a black and white or PAL colour monitor.

* A standard audio cassette recorder can be used to record computer programs and data at 300 or 1200 baud using the Computer Users Tape Standard tones. The cassette recorder is under full automatic motor control and is connected to the computer via a 7 pin DIN connector.

1

* An interrupt driven elapsed time clock enables real-time control and timing of user responses.

* The unit uses a 2 MHz 6502A and includes 16K of Random Access Memory.

* A 16K Read Only Memory (ROM) integrated circuit contains a Machine Operating System designed to interface easily to high level languages.

* A further 16K Language ROM contains a fast BASIC interpreter. The interpreter includes a 6502 assembler which enables BASIC statements to be freely mixed with 6502 assembly language.

* Up to four 16K "sideways" ROMs may be plugged into the machine at any time. These four ROMs are "paged" and may include Pascal, word processing, computer aided design software, disc and Econet filing systems or Teletext acquisition software.

* The full-colour Teletext display of 40 characters by 25 lines, known as mode 7, has character rounding, with double height, flashing, coloured background and text plus pixel graphics - all to the Teletext standard.

* The non-Teletext display modes (modes 0 to 6) provide user definable characters in addition to the standard upper and lower case alphanumeric font. In these modes, graphics may be freely mixed with text. Text characters can be positioned not only on, for example, a 40 x 32 grid, but at any intermediate position.

* Separate or overlapping text and graphic windows can be easily userdefined over any area of the display. Each of these windows may be filled separately and the text window scrolls independently of the rest of the screen.

* The Model A is able to support the following modes:-

Mode 4: 320 x 256, 2 colour graphics and 40 x 32 text (10K) Mode 5: 160 x 256, 4 colour graphics and 20 x 32 text (10K) Mode 6: 40 x 25, 2 colour text only (8K) Mode 7: 40 x 25, Teletext display (1K)

* All graphics access is "transparent" (see section 2.2), resulting in a fast, snow-free display.

* Extensive support is provided in the Machine Operating System for the graphics facilities, and this is reflected in the BASIC interpreter. These facilities include the ability to draw lines very rapidly and to fill large areas of colour. In addition, very rapid changes of areas of colour can be effected by the use of a colour " palette".

* The Model A BBC Microcomputer can be expanded at any time to the Model B. In addition, or as an alternative, other facilities such as the Econet may be fitted within the computer system.

1.2.2 Model B Specification

The Model B BBC Microcomputer is an enhanced version of the Model A Microcomputer with the following differences:-

 \star 32K Random Access Memory (RAM). This enables the following extra graphics modes to be used:-

Mode 0: 640 x 256, 2 colour graphics and 80 x 32 text (20K) Mode 1: 320 x 256, 4 colour graphics and 40 x 32 text (20K) Mode 2: 160 x 256, 16 colour graphics and 20 x 32 text (20K) Mode 3: 80 x 25, 2 colour text only (16K)

* The installed RAM is divided between the high resolution graphics display, the user's program and Machine Operating System variables. If higher resolutions are required with large programs, then the second processor option may be fitted.

* 6 pin DIN connector provides separate RGB and sync outputs at TTL levels. RGB are all high true, and sync is link selectable as high or low true, pulse duration 4.7 microseconds.

* Serial interface to RS423 standard. The new standard has been designed to be inter-operable with RS232C equipment but offers a considerably enhanced specification - for example in maximum length of cable and maximum data transfer rates. Baud rates are software selectable between 75 baud and 9600 baud. The interface provides not only two-way data transfer, but also two-way hand-shaking using RTS and CTS lines. The software for implementing this interface is only provided with operating systems 1.2 onwards.

* An 8 bit input/output port with 2 control bits is also provided.

* Four analogue input channels are provided. Each channel has an input voltage range of 0 - 1.8V. The conversion time for each channel is 10 milliseconds. These analogue inputs can be used not only as inputs for games-paddles or joysticks but also in laboratory control situations. The resolution of the ADC chip is 12 bits, but its conversion is such that only 9 or 10 bits are significant. However with suitable averaging, this can be extended to the full 12 bits accuracy.

* A 1 MHz buffered extension bus is provided for connection to a variety of external hardware such as a Teletext acquisition unit, IEEE 488 interface, Winchester disc drive etc.

1.2.3 Expansion

The following expansion options are available, some of which may be fitted internally at purchase, but all of which could be fitted by Dealers at a later date:-

- * Floppy disc interface (fitted as an option at purchase)
- * Econet network interface (fitted as an option at purchase)
- * Voice synthesis circuit with cartridge ROM pack interface
- * Various alternative high-level languages in ROM

External options which plug directly into the machine include:-

- * Games paddles
- * Cassette Recorder
- * Black and White and colour monitors and televisions

* 5 1/4" disc drives, ranging from single-sided single density (100K) to dual double sided double track density (800K).

* Dot-matrix or daisy wheel printers, serial or parallel interface

* Teletext acquisition unit enabling Tele-software to be downloaded into the BBC Computer as well as providing access to the normal Teletext services. Pages may be "grabbed" and stored for later use.

 \star 3 MHz 6502 second processor with 64K of RAM.

 * Z80 second processor with 64K of RAM and a fully CP/M-compatible operating system.

- * IEEE interface
- * Winchester 10 megabyte disc drive
- * Prestel adaptor unit

1.2.4 Software

Considerable attention has been paid to the overall design of both systems and applications software. A modular approach has been adopted specifically to ease the interfacing of various high-level languages (such as BASIC and Pascal) to the operating system.

1.2.5 Machine Operating System

A 16K ROM is used for the MOS. This software controls all input/output devices using a well defined interface. The MOS supports the following interrupts (the full implementation only being available from MOS 1.2 onwards):-

- * Event Timer (10ms) (used as an elapsed time clock)
- * 4 channel analogue to digital converter
- * Vertical sync
- * Keyboard and keyboard buffer
- * Music tone generation and buffer
- * Serial interface, input and output buffers
- * Parallel input/output port

and 'hooks' are provided to support other devices such as:-

- * Teletext acquisition
- * Prestel acquisition
- * Econet file system
- * Disk file system
- * Byte transfer to second processor

The majority of the operating system calls are vectored to enable the user to change them if required.

1.2.6 BASIC

The BASIC interpreter is an extremely fast implementation, with numerous powerful extensions:-

- * Long variable names
- * Integer, floating point and string variables
- * Multi-dimension integer, floating point and string arrays
- * Extensive support for string handling
- * **IF** ... THEN ... ELSE
- * REPEAT ... UNTIL
- * Multi-line integer, floating point and string functions
- * Procedures
- Local variables
- * Full recursion on all functions and procedures
- * Effective error trapping and handling
- * Cassette loading and saving of programs and data
- * Full support for the extensive colour graphics facilities
- * Easy control of the built-in music generation circuits

* Built-in 6502 mnemonic assembler enabling BASIC and assembler to be mixed, or pure assembly language programs to be produced.

1.3 Packaging

The BBC Microcomputer is supplied in a two part moulded polystyrene packing which is further packaged within a cardboard sleeve. With the Microcomputer, a User's Manual, a Welcome Cassette package and a UHF TV lead are also supplied. The packaging should be kept intact in case it becomes necessary to transport the unit at a later date.

1.4 Mechanical assembly of case etc

The lid of the Microcomputer case may be removed after undoing four fixing screws, two on the rear panel and two underneath. When reassembling, press the lid down at the rear whilst tightening the two rear fixing screws. Take care not to lose the two spire clips pushed onto the case lid, into which the rear fixing screws locate. NB Do not remove the lid with the mains power connected.

Inside the Microcomputer are three main sub-assemblies: power supply unit, keyboard and the main printed circuit board.

To remove the keyboard, undo the two or, in some cases, three screws and nuts holding it to the case bottom, take care to note the positions of the associated washers. Unplug the 17 way keyboard connector and the 2-way loudspeaker connector from the main printed circuit board, and the 10 way serial-ROM connector, if fitted.

The power supply unit is connected to the main circuit board by seven push-on connectors which may be unplugged. Three screws on the underside of the case are undone allowing the unit to be removed. On reassembly, ensure that the same type of screw is used.

The main printed circuit board can be removed after the two wires to SK2 (composite video BNC socket) have been disconnected. Undo the four fixing screws (five or seven screws on later issue boards) and remove the circuit board from the case by sliding it forwards and then lifting it from the rear.

2 General Description of Hardware

2.1 Introduction

This next section gives a general description of the hardware of the computer, and reference is made to the functional block diagram (section 9.1) which is laid out approximately as the components are situated on the printed circuit board. General areas and component orientations are referred to by using compass points, as shown on the block diagram. When any reference needs to be made to the specific position of a component, then X-Y co-ordinates will be used, giving the distances in millimetres from the SW corner. This is also shown on the block diagram. A list is given in section 8 of this manual of all the integrated circuits, transistors, diodes, capacitors, resistors and selection links by number, including their X-Y co-ordinates on the PCB and on the main circuit diagram.

As each section of the hardware is described, reference is made to sections of the following chapter in which more detailed descriptions are given. The heart of the hardware is the 6502 microprocessor, and in this general description we shall move around 'he 6502 in an anti-clockwise direction starting from the SE corner c the PCB.

2.2 Hardware description

The 6502 accesses an area of just less than 32 Kbytes of ROM. (3/4K of this memory allocation is actually used for memory-mapped input/output.) The ROM is arranged in such a way that one group of 16K bytes forms a fixed part of the memory map (15 1/4K ROM for the operating system + <math>3/4K of I/O), whilst the other 16K has been organised to give as much flexibility as possible. There is a ROM select facility for accessing up to 16 different memory devices, although only four sideways ROM sockets are available on the PCB. It is expected that the normal way in which these four sockets will be used is to provide 2 MHz access to each of 4 chips which could be either 16K or 8K, ROMs or EPROMs. [See section 3.2]

The RAM is also divided into two sections of 16 Kbytes, each of which contains eight 16K by 1 bit DRAM chips. In the model A microcomputer, only one bank of 16K is present whilst both are present in the model B. This RAM has to be accessed by both the processor itself and also the CRT controller. This is done by using a form of "transparent access" in which both the processor and the CRT controller can access the RAM at the full clock speed by interleaving the accesses on alternate phases of the system clock. [See section 3.3]

The display is extremely versatile, and uses two entirely different methods depending on screen mode. Mode 7 uses Teletext hardware which produces RGB signals by having its own character generator and accepting data from the RAM as ASCII characters. This means that it uses very little RAM (only 1 Kbyte), and apart from providing the addressing for the RAM, the only thing which the CRT controller has to do is to add the cursor information and sync signals.

In the other screen modes, the information is stored in RAM as actual bit patterns for every character that is written to the screen. This is expensive in terms of memory usage, (between 8K and 20K in the different modes) but it makes it extremely versatile, especially when mixing graphics with text. The addressing of the RAM for the different modes is performed by the 6845 CRT controller, whilst the data is taken from the RAM and serialised by a custom designed circuit, known as the video processor. This data is not used directly to produce RGB information, but can be thought of as a set of logical colour numbers which are passed to an area of high speed RAM within the video processor referred to as the colour palette. This determines, for each logical colour number, which combination of red, green and blue is produced, and whether or not the colour is flashing. The video processor is also responsible for selecting either the RGB signals coming from the Teletext chip or the signals coming from the palette and sending them out to the RGB buffers and the PAL encoder.

This RGB information is presented, after buffering, on the RGB connector. To provide a UHF output, the RGB signals are combined with the sync signals and fed into a UHF modulator. A video output is also provided which consists of a summing of the RGB signals in such a way as to give an appropriate grey scale. On issue 4 boards onwards, the option is given of adding colour to the video signal in order to provide a PAL encoded video output. [See section 3.4]

Moving on round in an anti-clockwise direction we come to the two serial interfaces, the cassette interface and the RS423. These facilities are both provided by a standard ACIA (Asynchronous Communications Interface Adaptor) - the 6850, and a custom designed circuit referred to as, the serial processor. This processor contains the programmable baud rate generators for transmit and receive which provide the clocks for the ACIA. The ACIA itself is responsible for serialising the data, providing the control lines for the RS423 and generating interrupts, whilst the serial processor switches these data and control lines between the cassette and RS423 interfaces. The serial processor also provides data separator and sinewave synthesis circuits for the cassette recorder as well as a means of detecting the presence of the incoming tone from the recorder. [See section 3.5]

The next section is the analogue input port which is a four channel 12 bit converter which is discussed in more detail in section 3.9 and the interfacing survey (see chapter 7).

In the NW corner is the Econet section which centres around a 68B54 Advanced Data-Link Controller (ADLC). This is a sophisticated serial communications device allowing the sending and receiving of data at a variety of speeds between as many as 254 computers. The data transfer is synchronised by a clock signal fed to all the computers as a differential signal on one pair of cables, whilst the data itself uses another pair of cables. Data is both transmitted and received on the same pair of cables, but obviously only one computer at a time is able to "broadcast" onto the data highway. [See section 3.12] There are two 6522 versatile interface adaptors (VIA) on the PCB (one on the model A), the first being used mainly for internal control and the second for external interfacing. VIA-A is used both for control of internal hardware and also for generating interrupts from various devices such as the ADC and the keyboard. Of its two internal timers, the first is used for generating regular interrupts at one centisecond intervals and the second is used occasionally by the operating system. [See section 3.6]

Of the two ports on this VIA, PA is used to provide a slow (1 MHz) data bus for the sound and speech chips and also for the keyboard, whilst PB is used to provide control lines for various functions throughout the circuit board. The sound is produced by a four-channel sound generator chip (SN76489) whilst the speech is produced by a TMS 5220 which can get its data either from RAM through VIA-A or from a serial ROM, the TMS 6100. This facility for accessing serial ROMs is also used to provide an external serial ROM facility on the keyboard. [See sections 3.7 and 3.8]

Moving down to the SW corner we have the disc controller interface based on an 8271 floppy-disc controller. This is responsible for sending out the command signals for a floppy disk drive, and for reading and writing the data from and to the disk drive. [See section 3.10]

The next device is VIA-B, referred to as the external VIA, which is used to provide interfaces for a printer and user applications. It also has two timers which are available to the user for his own applications programs. [See section 3.11]


The last two sections of the circuit board are the 1 MHz extension bus and the TUBE. These provide *two* different ways of accessing various external devices. The 1 MHz bus is available for more general use but works at the slower speed of 1 MHz, whilst the TUBE works at the full 2 MHz but is only intended for use with second processors. [See section 3.13]

3. Detailed Circuit Description

3.1 Processor + clock circuitry + reset circuitry

The microprocessor is a 6502A and runs at either 1 or 2 MHz. Most processing is done at 2 MHz, including accesses to the RAM and ROM, but the processor slows down to 1 MHz when addressing slow devices, viz. the 1 MHz extension bus, the ADC, the two VIA's, the 6845 CRT controller, the ACIA, and the serial processor. Clock signals for the microprocessor are produced by a 16 MHz crystal oscillator (IC43) in conjunction with divider circuitry in part of the video processor (IC6) which produces 8, 4, 2 and 1 MHz signals. The 1 MHz signal coming directly from the video processor is only used for the Teletext generator chip, whilst a D-type flip-flop (half of IC34) divides the 2 MHz clock signal in order to produce the system 1 MHz clock (1 MHzE). A 2 MHz signal of suitable phase is produced at the output of another Dtype (half of IC31) which remembers when a 1 MHz cycle has been requested. At the appropriate time, as governed by the 2 MHz clock, one of the 2 MHz clock cycles is masked off by the D-type (half of IC34) and when this happens the D-type that remembered that a request had been made, is cleared. Depending on the phase relationship between the 1 and 2 MHz clocks at the time of the request, the delay on the 2 MHzE clock is different as illustrated by the diagrams below. The following simple program will produce these conditions alternately, so that they may be viewed with an oscilloscope.

10 P%=&3000 20 [SEI 30 .start 40 STA &FCO0 50 STA &FCO0 60 JMP start 70] 80 CALL &3000





A 555 timer circuit (IC16) provides a reset signal both at power up and also when the BREAK key is pressed. There is also a separate reset circuit using a CR combination from the +5 volt power supply (C10 and R20 and D1), to provide a signal called Reset A which is fed to IC3, the internal VIA. The idea is that although the 555 timer produces a general reset at power up or when the BREAK key is pressed, Reset A goes low only on power up. By interrogating the interrupt register on IC3 on the occurrence of a general reset, the microprocessor can discover Whether it was a "cold start", ie power up, or a "warm start", ie the BREAK key has been pressed when the system has already been in use for some time.

3.2 Memory and address decoding

31 1/4 Kbytes of ROM are catered for in the address map. 15 1/4 Kbytes of this ae contained in the operating system (IC51). This is in fact a 16K device but 3/4K of it is left unused and it is in this area that the I-O device memory map is situated. Four other ROMs (ICs 52, 88, 100 and 101) are on the main circuit board. They may all be 16 Kbyte devices, in which case any one of them may be switched into the 16 Kbyte space in the memory map by writing to the ROM select latch (IC76) . Alternatively, four 4 Kbyte ROMs may be in these four sockets in order to fill the 16 Kbyte space assigned. In this case, a two line to four line decoder (half of IC20) is used to select which of the four devices is being addressed by the address lines Al2 and Al3. Mixtures of these two cases are allowed for, for instance two pairs of 8 Kbyte ROMs, one pair or the other being selected by the ROM select latch and then the ROM to be used in each pair being selected by the 2-4 line address decoder. Address decoding for the ROMs is by IC21 which decodes memory addresses &8000 to &C000 and &C000 to &FFFF. Locations from 0 -&7FFF are assigned to the dynamic RAM, and this is decoded by feeding A15 into pin 4 of IC21. All the rest of the hardware is mapped within locations &FC00 to &FEFF. This is decoded by IC22, whilst ICs 20 and 25 are used to mask off the ROM over this range of addresses. ICs 24 and 26 decode the individual devices within this range, some of which are read or write only. IC23 detects when a slow 1 MHz device is being addressed and it calls for the 6502 to execute a slow clock cycle.

Note that in early versions of the BBC Microcomputer, the operating system was contained within 4 EPROMs in IC positions 52, 88, 100 and 101 while the BASIC interpreter was located in IC51. This arrangement is abnormal and has been phased out. Refer to the link selection survey (5.1) for more detailed information on this.

10




Figure 2 Memory map, including internal hardware

3.3 CRT controller + video processor + Teletext hardware

Random Access Memory on the Microcomputer is provided by either 8 or 16 dynamic memory devices (ICs 53-68). These devices store 16K bits each and therefore in the Model B, the data inputs and outputs of one pair of devices are paralleled for each of the 8 data bits, DO to D7. To address 16K bits requires 14 address lines, and this is achieved on the 4816 by having 7 inputs and latching in the addresses in two halves by using a row address strobe (RAS) and a column address strobe (CAS). Two octal buffers (81LS95) have to be used to multiplex the appropriate processor address lines onto the RAM address lines. (ICs 12 and 13). However, the 6845 CRT controller (IC2) also needs to access the RAM, and what is more, it accesses it differently depending on whether it is working in the Teletext mode or in one of the other graphics modes. Therefore two more pairs of octal buffers are used, ICs 10 and 11 for the Teletext mode, and ICs 8 and 9 for the other modes, the main difference being that in these modes the three least significant address bits are produced by the character row address lines from the CRTC in order to give the bit-mapping of the characters in the RAM memory rather than having the ROM character generator as in the Teletext mode.




Figure 3 Block diagram of CPU, RAM and CRT controller

The 6502 microprocessor runs from a constant clock and so its requirements for memory access are predictable. Every 250 nanoseconds, control of the RAM address lines is switched between the microprocessor and the CRTC. Thus, in each one microsecond period, the microprocessor has two RAM accesses and the CRTC has two RAM accesses. Because the CRTC generates a sequence of addresses in order to refresh the VDU display, all the row address lines of the RAMs are constantly cycled. The addressing methods have been designed so that in each screen mode the dynamic RAMs are automatically refreshed by virtue of the sequential CRTC accesses.






Figure 4 DRAM operation

The row address strobe signal is produced by a D-type flip-flop connected to the 8 and 4 MHz clock signals (half of IC44). This RAS signal then drives all of the dynamic RAMs via R106. The two banks of RAM are enabled by virtue of having their column address strobes individually available. in model A computers, with only one bank of RAM, CAS 1 is used. In the model B, CAS 0 controls the lower 16K and CAS 1 the upper 16K. The second bank of RAMs is selected by a 74LS51 circuit (half of IC28) which controls the ,74S139 (half of IC45) producing the CAS signals. When A14 is high the B input is low thus selecting CAS 1. The other half of IC45 is used to select between the processor and CRT address lines.

Using this technique, two bytes of information are available per microsecond for refreshing the raster scanned video display. With each horizontal line having a period of 64 microseconds, a 40 microseconds active display area is usual. Thus, 640 bits (2 bytes x 8 bits x 40 microseconds) of information per horizontal line are produced from the memory-mapped display. At the end of each 250 nanosecond CRTC access period, the video processor (IC6) latches the byte from the RAM and, according to the display mode in operation, serialises the byte into a single bit stream of 8 bits, or two bit streams of 4 bits or four bit streams of 2 bits. In this way, display modes varying from 640 pixels in 2 logical colours to 160 pixels in 16 logical colours can be produced.

Memory timing





The video processor contains a piece of high speed (16MHz) static RAM called a palette. This memory can be programmed to define the relationship between the logical colour number produced by the RAM and the physical colour which will appear on the display. Note that the information in the main RAM is unchanged by changing the palette; it is its interpretation into physical colours which changes. Modes 0 to 6 in the Microcomputer use software generated characters, that is to say, the character font to be produced on the screen is held in the memory-mapped display area of the RAM so that graphics and/or characters may be held. The definition of these characters is stored in the operating system ROM from 0000 to C2FF.




Figure 6 Video ULA block diagram

The speed of printing on the screen is much increased by the use of hardware scrolling. There is a register in the CRTC which is used to define the start of screen address in the screen memory. Thus in order to scroll the screen, it is only necessary to increment this register by the number of characters per line and then write to the memory address where the last screen data was. The number of address lines from the CRTC, used to address the screen memory, has to be sufficient to cater for the biggest screen (20 Kbytes). Thus 14 address lines have to be used which means that when using the hardware scrolling technique, the picture scrolls around in 32 Kbytes. Consider a scroll of 8 Kbytes in a 20 Kbyte screen. The original start of screen for the 20 Kbyte mode was &3000. After an 8 Kbyte scroll, the current start of screen address is &5000 with the end of the screen as seen by the CRTC at &5000 plus 20 Kbytes, which comes to &9FFF, as illustated below.




Figure 7 Memory map to show addition of CRTC addresses

Since there is only 32 Kbytes of RAM this would mean that instead of accessing addresses &8000 to &9FFF you would be accessing locations &0000 to &1FFF. Therefore when the address produced by the CRTC is greater than &7FFF (ie MA12 = 1) you have to add to the address from the CRTC, a number which will bring the actual address back up to the area of RAM which is currently being used for the screen ie above HIMEM. Thus for numbers greater than &7FFF you simply add the number &3000 which brings the addresses back to the range &3000 to &4FFF, as illustrated in the diagram above. In the 20K modes you add &3000 (=12K) , in the 16K mode you add &4000 (=16K), in the 10K mode you add &5800 (=22K) and in the 8K mode you add &6000 (=24K). This number to be added is defined by the control lines CO and Cl from the 74LS259 (IC32), and computed by some AND gates with the result being added to the higher CRTC refresh address lines by a 74LS283 adder (IC39). The CRTC address line MA12 is used as a "carry" to determine whether zero or the number computed by the AND gates is added to the address lines. (Confusion may arise when looking at 1C 9 on the circuit diagram since it looks as if AAO to AA2 are being buffered to AO to A2. But if you look at the pin numbers and compare them with the other 81LS95's you will see that they are in fact buffered to the top three bits, A4 to A6. MA4 to MA7 are buffered to AO to A3.)

Display mode 7 is a Teletext mode and to implement this an SAA 5050 (IC5) Teletext character generator Read Only Memory is used. IC15 latches the information coming from the RAM prior to the SAA 5050. When using this mode, only 1K of RAM is devoted to the display memory and the characters are held within it as ASCII bytes. The SAA 5050 then translates these bytes into a standard Teletext/Prestel format display.

A 6 MHz clock signal is required for the Teletext character generator (IC5). This signal is produced by knocking a reset flip-flop (two quarters of IC40) backwards and forwards from the 8 MHz and 4 MHz clock signals. The output of this flip-flop is then itself inverted according to the state of the 2 MHz clock signal by an exclusive OR gate (1/4 of IC38). Glitches on this output are removed by R119 and C48 to produce the 6 MHz clock signal at Pin 8 of IC37.




Figure 8 6MHz clock generation

The CRTC is still used to generate the RAM addresses even in the Teletext mode, but using only 1K means that only 10 address lines are needed hence the top four address lines on the 81LS95 (IC11) are tied to logic 1. The Teletext mode is selected by setting the value of video address start (registers 12 and 13 in the CRTC) so high that an extra " carry" is generated on MA13. This is used to enable ICs 10 and 11, disable ICs 8 and 9 and also enable the data latch (IC15).

3.4 RGB + PAL encoder + UHF output _

The red, green and blue logic signals -produced by the -_video processor are buffered by transistors Q4, Q5 and Q6 and fed out together with a composite sync signal to the RGB connector (SK 3). The red, green and blue lines are summed together by binary weighted resistors to feed Q7 which produces a 1V composite video signal suitable for feeding to monochrome monitors, on which the differentcolours will appear as different shades of grey. Also available, from the main printed circuit board, is a UHF TV signal on channel 36, suitable for feeding to the aerial input of a domestic television. This output is modulated using a UM1233 for PAL. Colour is provided for domestic televisions by a PAL (phase alternating line) encoder circuit which modulates the colour information on to the colour subcarrier frequency. Q10 is a 17.73 MHz oscillator circuit which is divided by a ring counter (IC46) giving 2 outputs at the colour subcarrier frequency of 4.433618 MHz. One of these two outputs is switched by the horizontal line frequency in order to produce the alternate phase on each TV line. Thus on IC46 pin 9, we have the 'U' signal and on IC48 pin 11, the '+/-V' signal. A row of exclusive OR gates is used to select different phases of the 'U' and 'V' signals according to whether a red, green, blue, cyan, magenta or yellow colour is to be produced. These signals then drive resistors via a row of NAND gates in order to produce the colour subcarrier signal which is added to the luminance output from Q8 by the buffer Q9. In order for the receiving television to interpret the colour information, a reference colour burst has to be provided at the beginning of each line. A burst gate pulse of approximately 5uS immediately after the horizontal sync pulse for each line is produced at pin 4 of IC41, and it is timed by C45 and R109. This burst gate allows through a standard colour subcarrier signal which the television uses as its reference for the rest of- that line. The PAL signal may be added to the 1V video connector, with the addition of a 470 $\ensuremath{\text{pF}}$ capacitor between the emitter of Q9 and the base of Q7. This is provided as a link selectable option on later issues of the PCB (issue 4 on). In modulated PAL, diodes D20, 21 and 22 increase the luminance of the darker colours, eq blue, in order to make coloured text displays more readable.

3.5 Cassette + RS423 + serial processor

For both the cassette and RS423 interfaces, a 6850 asynchronous communications interface adaptor (ACIA) (IC4) is used to buffer and serialise or deserialise the data. The serial processor (IC7), specifically designed for the BBC Microcomputer, contains two programmable baud rate generators, a cassette data/clock separator, switching to select either RS423 or cassette operations and also a circuit to synthesise a sinewave to be fed out to the cassette recorder. IC42 divides the 16 MHz clock signal by 13 (1.23 MHz) and this signal is divided further (by 1024) within the serial processor to produce the 1200 Hz cassette signal. Automatic motor control of an audio cassette recorder is achieved by using a small relay driven by a transistor (Q3) from the serial processor. The signal coming from the cassette recorder is buffered, filtered and shaped by a three stage amplifier (IC35). The RS423 data in and data out signals and the request to send output (RTS) and clear to send input (CTS) signals are interfaced by ICs 74 and 75 which translate between TTL and standard RS423/232 signal levels (+5V and -5V). The control register, which is memory-mapped at &FE10, specifies the frequencies for the transmit clock (bits 0-2) and the receive clock (bits 3-5) used by the 6850 (IC4). The switching between the cassette and RS423 inputs and outputs

is also determined by the control register (bit 6), and so is the motor control (bit7). R75 and C28 provide the necessary timing elements for delay between receiving the high tone run-in signal and asserting the data carrier detect signal to the ACIA. The value of resistor needed is affected by the output impedance of that pin on the serial. processor which has been subject to a certain amount of variation. Thus the value of R75 has changed through the evolution of the circuit.




Figure 9 Serial ULA block diagram

3.6 Internal VIA

One 6522 VIA device (IC9) is devoted to internal system operation. Port B drives an addressable latch (IC32) which is used to provide read and write strobe signals for the speech interface, the keyboard and the sound generator chip. Also coming from this latch are control lines CO and Cl which provide the memory address addition for the CRT controller depending on the amount of RAM devoted to the display memory. Pins 6 and 7 of the addressable latch drive the capitals lock and shift lock LEDs on the keyboard. The rest of Port B on the internal system VIA is used to input the two "fire button" signals from the analogue to digital convertor interface and two response lines from the speech interface. Each time the system VIA is written to, any changes on Port B which should affect the addressable latch are strobed into it by a flip-flop (IC31) which is triggered from the 1 MHz clock signal. Port A of this VIA is a slow data bus which connects to the keyboard, the speech system chip and the sound generator.

3.7 Keyboard'`

The keyboard circuit (Section 9.5) connects via PL 13. A 1 MHz clock signal is fed to a 74LS163 binary counter, the outputs of which are decoded by a 7445 decoder driver circuit. These outputs drive the rows of the keyboard matrix, each row being driven in turn. If any key is depressed, the 74LS30 gate will produce an output when that row is strobed and this will interrupt the computer through line CA 2 of IC3. On this interrupt, the computer will enter the key reading software. In order to discover which key was pressed, the microprocessor loads directly into the 74LS163 the address of each key matrix row allowing it to interrogate each row in turn. Also, the microprocessor loads into a 74LS251 data selector, the address of each specific key on that row. ie column addresses. In this way, the microprocessor can interrogate each individual key in turn until it discovers which one was depressed and causing the interrupt. Once read, the keyboard assumes its free running mode.

3.8 Sound + speech + serial ROM interfaces

The speech system device used is a TMS 5220 (IC99) which, on instructions from the Microprocessor, will either produce at its audio output speech from its associated memory (IC98) or from speech data fed to it directly from the Microcomputer's memory. On later issue boards a variable resistor is provided (VR 2) to adjust the clock frequency to give the best effect of the speech. IC18 is a four channel sound generator chip which may be programmed to give varying frequency and varying attenuation on each channel. The audio output of the speech system device is filtered by an operational amplifier circuit with a cut-off frequency of 7 kHz. This signal is then added to an amplified and level shifted signal from the sound generator by a virtual earth amplifier to which is also added an extra analogue input from the 1 MHz extension bus. This summated audio signal is then finally filtered by an 8 kHz low pass filter. All of these operations are done by a quad operational amplifier (IC17). IC19 provides audio power amplification to drive a speaker from PL15. A low level audio output is provided from PL16 for feeding the auxiliary input of an external power amplifier.

3.9 A to D convertors

A four channel analogue to digital convertor facility is provided by IC73. This device connects straight to the Microcomputer's data bus and is a dual slope -convertor with its voltage reference being provided by the three diodes, D6, D7 and D8. Each time a conversion is completed, the microprocessor is interrupted through CB1 of the internal VIA which responds by reading the value and storing it in a memory location.

3.10 Disc interface

IC78 is a floppy disc controller circuit which is used to interface to one or two, single or double sided 5 1/4 inch floppy disc drives. Logic signals from the controller to the disc drive are buffered by two open collector driver packages IC79 and 80. The incoming signal from the disc drive is first conditioned by monostable IC87 producing a pulse train with each pulse of fixed width. These pulses are then fed to the data separation circuits ICs 81 and 82. These form a digital monostable. 1C86 divides the 8 MHz clock signal down to 31.25 kHz. ICs 83, 84 and 85 are then used to detect index pulses coming in from the drive which show that the drive is ready for a read or write operation.

3.11 Printer + user port interfaces

1069 is a versatile interface adaptor. Port A is used to provide a centronics standard parallel printer interface, with an octal buffer, IC70, to improve on the current driving capabilities of the data lines. Control line CA2 is used as the strobe line having been buffered by part of IC27 and Q11. It is asserted low for approximately 5uS to signal that the data is ready. This circuit has been changed on the various issues of the PCB as explained in section 4.4.

Port B is left uncommitted and is free for user applications as either input or output. For full details of what can be done with the user port you should refer to the 6522 data sheet, but basically, apart from being used as a straightforward input/output port, PB7 can be used as a programmable pulse output using one of the timers, PB6 can be used as an input to the other timer for pulse counting, and CB1 and CB2 can be used for automatic hand-shaking and in conjunction with the VIA's own shift register.

3.12 Econet

ICs 89 to 96 are concerned with the Econet interface. IC89 is an Advanced Data Link Controller Circuit, type 6854 which handles the Econet protocol. Data to be transmitted on to the network is fed from the ADLC to the line drive circuit (IC93) via an inverting Schmitt trigger circuit (part of IC91). Transmit data then goes through the line driver circuit which produces a differential signal drive to the Econet cables. Received data is detected and converted to a logic signal by one half of IC94 which is a dual comparator circuit, type LM319. The received data is then fed back to the data link controller circuit.

An Econet installation has a single master clock station which provides the clock for the whole of the network. This clock signal is transmitted around the network as a second differential line signal and it is used to clock the data in and out of the data link controller circuits. The network clock is detected using the other half of IC94, and the detected clock signal is then fed to both receive clock and transmit clock inputs on the 6854. In the presence of a network clock, the monostable circuit (IC87) is permanently triggered and thus providing a data carrier detect signal for the data link controller chip. Once the network clock is removed, the monostable immediately drops out and the data carrier is no longer detected.

The Econet is a broadcast system on which a number of stations may attempt to transmit their data over the network at any given time. In this case, a situation called a collision can occur and then the transmitting stations should detect the collision and back off before trying again to transmit over the network. Collision arbitration software is included in the Econet system and is based on the station ID number. Collisions on the network data lines result in the differential signal on the two data wires being reduced and this condition is detected by IC95 which is another dual comparator circuit. When there is a good differential data signal on the network one output of IC95 or the other will be low, in which case the output of IC91 pin 6 will be high, indicating no collision. When there are no collisions on the network, and the network clock is detected by the clock monostable, the data link controller is clear to send data over the network. When there is a collision on the network both outputs of IC95 will go high and the clear to send condition will cease. Note that when the computer is not connected to the network a collision-like situation results, in which case again the data link controller will not get a clear to send condition.

Up to 254 stations may be connected to each Econet with each station being indentified by a unique station identification number. This station ID is programmed on the links S11 and the ID can then be read by the octal buffer IC96. The data link controller circuit produces interrupts which are fed to the processor's NMI line. These interrupts can be enabled and disabled under software control by using the address-decoded signals, INTOFF which is achieved by reading the station ID at &FE18, and INTON which is generated by reading &FE20. (Writing &FE20 loads the Video processor register.)


3.13 1 MHz bus

The address and data lines, AO - A7 and DO - D7, together with two page select lines are available as the 1 MHz extension bus to which various peripheral devices may be connected, eg Teletext interface. All accesses to this bus will be at a 1 MHz processor speed, although links are, provided to increase this to 2 MHz if desired (see the selection link survey). The octal buffer (IC71) and the octal transceiver (IC72) are used to interface these signals to the internal data and address buses, IC72 being enabled only when either "FRED" or "JIM" is accessed (pages &FC00 and &FD00).

3.14 Power supply

The power supply unit produces 5 volts at 3.75 amps and -5 volts at 100 milliamps for use on the main circuit board. Some auxiliary power for accessories is also available on an external connector and this includes +12 volts at 1.25 amps, but the amount of power avalable depends on what hardware is connected internally - Econet, disc interface, sideways ROMs etc.

The power supply connects to the main circuit board by seven push-on connectors with the +5 volts being fed to three different points across the main circuit board. These points are all connected together electrically. However, by distributing the power in this way the need for very large copper tracks to distribute power around the board is avoided. Most computers in production will have a switched-mode power supply, the circuit diagram for which is given. However it is not recommended that attempts should be made to repair this power supply, instead it should be treated as a module to be exchanged. This is because of the stringent safety regulations relating to such units. A small number of early computers have a linear power supply unit with a conventional mains transformer and regulator circuit. These also should be treated as modules to be exchanged rather than serviced, though it should be noted that the three outputs are from separate regulators, thus it is possible for power to appear say on two out of the three



Mating connector is AMP housing 1-350234-9 + male pins 350-664-1

Figure 10 BBC auxiliary PSU outputs

4 Upgrading the PCB

In these instructions about how to add extra hardware to the PCB for disc, Econet, speech etc, some differences may occur depending on which hardware is already fitted. This is made clear within each set of instructions. In order to locate the positions of various of the selection links, reference should be made to section 5.2 which gives the X-Y coordinates of each link. Dealers and service centres performing these upgrades must also conform to upgrade procedures and requirements as notified by their supplier, and should refer to any available information updates for latest details.

4.1 Modification A

Convert from EPROM MOS to ROM MOS

i) Remove the four MOS EPROMs from their sockets IC52, IC88, IC100 and IC101. ii) Remove the BASIC ROM from the IC51 socket and replace it in the IC52 socket. iii) Insert the MOS ROM into the IC51 socket. iv) Set the following link positions using MOLEX jumpers (if fitted or, tinned copper wire) :-S18 - North S19 - East S20 - North S21 - 2 x East/West S22 - North S32 - West S33 - West v) Test using a FIT and, if available, a PET (see section 6.2). 4.2 Modification B Convert Model A to Model B i) The following parts are required:-8 off 4816AP-3 IC61 to 68 1 off 6522 IC69 2 off 74LS244 IC70, 71 1 off 74LS245 IC72 1 off uPD7002 IC73 1 off 88LS120 IC74 1 off DS3691 IC75 1 off 74LS163 IC76 1 off 74LS00 IC77 1 off 6-pin DIN socket MAB6H SK3 1 off 5-pin DIN socket MAB5WH SK4 1 off 15-way D-type socket 164801-1 SK6 2 off 34-way header 3431-1302 PL8, PL11 1 off 26-way header 3429-1302 PL9 1 off 20-way header 3428-1302 PL10 1 off 40-way header 3432-1302 PL12

ii) Insert the above ICs into the sockets provided on the main circuit board. Solder the connectors on to the printed circuit board.

iii) Cut the wire links at link positions S12 and S13. Move the MOLEX link at position S25 from South to North.

iv) On issue 1, 2 or 3 circuit boards only, add a $2k^2$ ohm resistor between PL9 pin 1 and +5v on the solder side of the circuit board using a resistor with sleeved leads. +5v is available at IC85, pin 16 (33 mm due North of pin 1).

v) On issue 1, 2 or 3 circuit boards only, cut the track connected to PL9 pin 23 (this may have previously been cut), then link IC69 pin 40 to PL9 pin 19. This modification may have been made, and, if so, a check should be made to ensure that it has been correctly performed.

vi) On issue 1 and 2 circuit boards only, PL9 pin 26 should be cut out of the header. Care should be taken to ensure that the pin is cut right back so that no connection can be made to it.

vii) On issue 1 and 2 circuit boards only, a BC239 transistor should be added in place of link S1 as follows:- Cut the track between the centre and South pins of S1 on the solder side of the circuit board. Cut the two tracks connected to the North pin of S1 on the solder side of the circuit board, then reconnect the ends of these tracks leaving the North pin isolated. Insert a BC239 transistor into the S1 position with the base in the South pin, the emitter in the North pin, and the collector in the centre pin. Finally, link the North pin of S1 to IC27 pin 7 with a short length of insulated wire.

viii) On issue 1 or 2 circuit boards only, add a 4k7 ohm resistor (R162) between the existing two holes located approximately 5 mm East of IC70 pins 11 and 13, as shown below.




Figure 11 Adding R162 on issues 1 and 2 of PCB

ix) On issue 1 circuit boards only, disconnect the LPSTB signal between IC69 pin 18 and PL10 pin 2 by cutting the track on the solder side of the circuit board which is connected to IC69 pin 18.

x) Test using a FIT and, if available, a PET.

4.3 Modification C

Add Speech Option

i) The following components are required:-

1 off Integrated Circuit TMS6100 IC98 1 off Integrated Circuit TMS5220 IC99

ii) On issues 2 and 3, the following modifications are needed.

On the component side of the main PCB:

- Cut the track between IC3 pin 16 and the through-hole 8mm to the west.

- Cut the track between IC3 pin 17 and the through-hole 10mm to the west.

On the solder side of the PCB:

- Link the through-hole 10mm to the west of IC3 pin 17 to IC3 pin 16 - Link the through-hole 8mm to the west of IC3 pin 16 to IC3 pin 17.

(These operations switch the signal lines to IC3 pins 16 and 17.)

Then, also on the solder side of the PCB: - Cut the track between IC98 pins 13 and 14. - Link IC98 pin 13 to PL14 pin 3 (0 volts).

iii) Issue 1 keyboard PCBs also need modifying as follows:-

On the solder side of the PCB, cut the track between pins 14 and 15 of the edgecard connector. The pins are those furthest from the speaker. (ie further east).

On the solder side of the PCB, link pin 14 of the edgecard connector to 0 volts. This can be found on either of the capacitor legs nearer the centre of the PCB.

iv) When the modifications are complete, procede as follows:-

Reconnect the keyboard to the main PCB. Add the new connector for PL14, then, with the computer turned off, test for continuity between the following points:

 Edge connector pin number
 |6|7|8|9|10|11|12|13|14|15|

 1C98 pin number
 |1|3|4|5| 6| 7|10|11|13|14|

Note: On the edge connector, pin 1 is nearest the speaker, thus the polarising key is pin 3 and pins 4 and 5 are "empty".

Also check that there are no short-circuits between any of the edge connector pins. Repeat the tests for the other edge connector.

v) Insert ICs 98 and 99, turn the machine on and type:

REPEAT SOUND-1, GET, 0, 0:UNTILO <RETURN>

Now press any alphanumeric key and you should hear the voice synthesis operating. If the pitch is wrong, follow the instructions in vi) below.

If there is no speech, double check the modifications and try again.

vi) The pitch of the speech must be set. From Issue 4 PCBs onwards this is a simple matter of adjusting VR2 which is situated just west of IC98. On Issue 1, 2 and 3 PCBs, the resistor R32 (between ICs 98 and 99) may need to be changed to achieve the best result. The method for setting the pitch is to connect a frequency meter to pin 3 of IC99 and to adjust VR2 until the meter reads 160 kHz (+ or - 100 Hz), or as close as is obtainable by changing R32.

vii) Reassemble the machine. Before fitting the ROM socket cover into the

the case lid, remove the rforated section of the black label above the ROM sockets. It may be necessary to trim the label to match the case cutout. For early version cases (without a rib on the underside behind the keyboard cutout), remove the two small lugs on the ROM socket cover before fitting.

viii) Test using a FIT and, if available, a PET.

4.4 Modification D

Add 5 1/4 inch Disc Interface to Basic Model B

i) The following parts are required:-

1 off 8271 IC78 2 off 7438 ICs 79,80 1 off 74LS10 IC82 2 off 74LS393 ICs 81,86 2 off CD4013B ICs 83,84 1 off CD4020B IC85 1 off 74LS123 IC87 (Not required if Econet already fitted) 1 off 2764 EPROM (DFS) IC88 (or IC100 if Econet fitted; but not required if DNFS already fitted)

ii) Insert the ICs listed above into the sockets provided on the main circuit board.

iii) On issue 1 or 2 circuit boards only, connect the two pads of link position S8 with a wire link.

iv) If the MOS ROM version 0.1 is fitted in position IC51 then it must be replaced by a 1.2 MOS, see modification A. v) If the existing power supply does not incorporate an auxiliary power output socket it must be exchanged for a suitable unit (eq ASTEC type). vi) On issue 1, 2 or 3 circuit boards only, cut the leg of IC27 pin 9 as close to the PCB as possible and the track connected to it on the component side of the circuit board between IC27 and IC89, then reconnect the cut IC leg to the East pad of link S9 with a short Length of insulated wire. vii) On issue 4 boards onwards, cut the TCW link at position S9. viii) Set the following link positions using MOLEX jumpers:-S18-North S19-East S20-North S21-2 x East/West S22-North S32-West S33-West ix) Test using a FIT and, if available, a PET. 4.5 Modification E Add Econet Interface to Model A i) The following parts are required:-5 off 14-pin DIL IC sockets 1 off 20-pin DIL IC sockets 1 off 28-pin DIL IC sockets 1 off 74LS163 IC76 (already fitted on model B) 1 off 74LS123 IC87 (Not required if disc already fitted) 1 off 68B54 IC89 1 off 74LS132 IC91 1 off 75159 IC93 2 off LM319 ICs 94,95 1 off 74LS244 IC96 1 off 74LS74 IC97 1 off 10uF Tantalum Capacitor C18 1 off 10uF Ceramic Capacitor C23 1 off 5-pin 180 degree DIN socket SK7 1 off 8X22K SIL resistor pack RP2 1 off 2764 EPROM with NFS IC88 (not required if DNFS already fitted) 2 off Rows of 8 MOLEX pins S11 20 off 2% tolerance 1/4W resistors as follows:-R34-10k R40-100k R48-1k R62-56k R35-10k R41-100k R51-10k R63-56k R64-1M5 R44-1M5 R52-1k0 R36-1M5 R45-10k R59-56k R38-100k R46-1k0 R60-56k

R39-100k R47-1k5 R61-1k0 ii) Solder all of the above passive components onto the main PCB. iii) Insert all of the above integrated circuits into their sockets. iv) Cut the wire links at link positions S2, S12 and S13. (S12 and S13 should already have been cut on Model B's) v) Set the following link positions using MOLEX jumpers:-S18-North S19-East S20-North S21-2 x East/West S22-North S32-West S33-West vi) On issue 1, 2 or 3 boards only, the following modifications are requi red: Remove the capacitor C17 and replace it with a 2. 2nF capacitor. Cut the PCB track from IC26 pin 6 to IC96 pins 1 and 19 leaving the track from IC26 pin 6 to IC97 pin 2 intact. Cut the track from IC89 pin 26 to IC97 pin 4 and link IC26 pin 9 to IC96 pins 1 and 19 and also to IC97 pin 4. vii) Test using a FIT and, if available, a PET. 4.6 Modification F Add 8 inch disc interface to Model B (As Modification D - Add 5 1/4 inch disc interface, but add....) x) Set the following link positions by cutting the indicated PCB track and inserting a wire link. LINK CUT TRACK WIRE LINK. S4 East (Solder side) West West (Component side) East S10 West (Solder side) S27 East 4.7 Partial upgrading If you want to upgrade a Model. A to enable it to run software intended

for use with a model B, but do not want all the various interfacing facilities, then it is only really necessary to add the RAM and the 6522 VIA and change link 525. The VIA is needed as some professional software uses its hardware timers.

If you want to use sideways ROMs then you will need to add the 74LS163 (IC76) and be sure that links S12 and S13 are cut.

5 Selection links and circuit changes

5.1 Selection Link Survey

Here is a survey of the options which may be selected on the Microcomputer by selection links S1 to S39. These links may take the form of tracks on the circuit board which can be cut, soldered wire : inks, or shorting jumpers, plugging on to the rows of pins. This is followed by a tabular survey of the options selected in production on a standard model B Microcomputer.

Option Select Links are as follows:-

1. Used only on issue 4 and succeeding boards to select printer strobe or direct output from CA2.

2. OPEN enables ECONET NMI CLOSED disables ECONET NMI

- Do not fit this link with IC91 in place.

3. Clock base frequency selection for ECONET Not used after issue 3.

4. EAST selects 5 1/4" disc WEST selects 8" disc.

- This changes the pin connection of the "side select" line on the disc interface.

5. NORTH enables ECONET clock SOUTH disables ECONET clock.

- Not used after issue 3.

6. NORTH divides ECONET clock by 2 SOUTH divides ECONET clock, by 4.

- Not used after issue 3.

7. WEST applies 4-5v to pin 30 of disc controller (IC78). EAST applies 0v to pin 30 of disc controller.

- Readable by software, bit 0 of the result register of the 8271. Not used.

8. CLOSED links disc head load signal to PL8. OPEN isolates disc head load signal from PL8.

9. CLOSED disables DISC NMI. OPEN enables DISC NMI.

Do not fit 1C78 with this link closed. Due to PCB faults, various. different modifications are necessary with different issue boards in order to use the disc interface. (See section 4, modification D.)

10. WEST selects 5 1/4" disc. EAST selects 8" disc.

- Changes the pin connection of the "index" line on the disc interface.

11. Selects Econet station ID. (NORTH is LSB)

- See Econet upgrade instructions - section 4, modification E.

12. CLOSED ties ROM select line A to 0V. OPEN ROM select line A driven by IC76.

- On model A's, IC76 is not fitted because sideways ROM'S are not used. ROM 0 (IC52) is permanently selected. Do not fit IC76 with this link closed.

13. CLOSED ties ROM select line B to OV at IC20. OPEN ROM select line B driven by IC76.

- Do not fit IC76 with this link closed. See comments on link 12.

14. CLOSED disables ROM output from page FD, enables JIM. OPEN enables ROM output from page FD, disables JIM.

- If link 14 is open then link 15 must be closed and R72 must be fitted. The purpose of this link was to provide access to an extra page of the OS ROM for development purposes. It is unlikely to be used in production machines as it disables the 1MHz bus.

15. CLOSED disables fast access to page FD via IC23. OPEN enables fast access to page FD via IC23.

- Link 15 must be closed if link 14 is open and R72 must be fitted. See comments on link 14.

16. CLOSED disables fast access to page FC via IC23. OPEN enables fast access to page FC via IC23.

- Link 16 must be closed if link 17 is open and R73 must be fitted. See comments on link 14.

17. CLOSED disables ROM output from page FC, enables FRED. OPEN enables ROM output from page FC, disables FRED.

- If link 17 is open then link 16 must be closed and R73 must be fitted. See comments on link 14.

18. SOUTH forces slow access to IC100 ROM. NORTH allows fast access to IC100 ROM.

- To allow the use of 1MHz EPROMs.

19. WEST forces slow access to ROMs IC52, IC88 and IC101. EAST allows fast access to ROMs IC52, IC88 and IC101.

- Diodes D10, D11 and D12 may be selectively added to slow down ROMs IC101, IC88 and IC52 respectively when link 19 is in WEST position, but for any ICs to have slow access, R55 must be added. D10, 11 & 12 and R55 are not fitted from issue 7 onwards.

20. SOUTH connects high ROM select bit to IC20 decoder from A 13. NORTH connects high ROM select bit to IC20 decoder from ROMSEL 1.

21. 2 x NORTH/SOUTH selects blocks 8 to B in IC51 and blocks C to F in ICs 52, 88, 100, and 101. (4 EPROMs for OS) 2 x EAST/WEST selects blocks C to F in IC51 and blocks 8 to B in ICs 52, 88, 100 and 101. (OS in IC51)

22. SOUTH connects low ROM select bit to IC20 decoder from A 12 . NORTH connects low ROM select bit to IC20 decoder from ROMSEL 0.

23. OPEN RS 423 receiver not terminated (DATA). CLOSED RS 423 receiver terminated (DATA).

24. OPEN RS 423 receiver not terminated (CTS). CLOSED RS 423 receiver terminated (CTS).

25. SOUTH selects CAS 1 only, for 16K RAM configuration. NORTH selects CAS 0 and 1 for 32K RAM configuration.

- If removed altogether, this selects CAS 0 only, but this should only be used for testing purposes on a Model B.

26. WEST selects normal video output. EAST selects inverted video output.

27. WEST selects 8 MHz clock for 5 1/4" disc. EAST selects 16 MHz clock for 8" disc.

28. WEST selects base baud rate. (1200 baud) EAST selects 1300 baud cassette rate.

- If link 28 EAST position RS 423 baud rate is also changed by the same factor:- $13/12\,.$

29. EAST selects base baud rate. (1200 baud) WEST selects 1300 baud cassette rate.

- If link 28 is in the WEST position, RS 423 baud rates are also affected.

300 increase the flexibility used for the addition of extra sideways ROM sockets. This would be in connecton with other links (S20,21,22) to enable a total of 16 sideways ROMS to be selected.

31. WEST selects +ve CSYNC to RGB video output. EAST selects -ve CSYNC to RGB video output. 32. WEST selects A 13 input to pin 26 of ROMs IC52 and IC88. EAST selects +5v input to pin 26 of ROMs IC52 and IC88.

- This enables 24 pin ROMs to be used in the 28 pin socket.

33. WEST selects A 13 input to pin 26 of ROMs IC100 and IC101. EAST selects +5v input to pin 26 of ROMs IC100 and IC101.

- This enables 24 pin ROMs to be used in the 28 pin socket.

34-38. These are used to provide contact with the ROM decoder (IC20) and the chip select lines of ROMs 52, 88, 100 and 101, in order to allow the use of extra ROM sockets on an external PCB. (Implemented from issue 4.)

39. CLOSED adds colour burst signal to the black and white video signal to produce PAL encoded video on the BNC socket. OPEN Black and white video on BNC socket. (Implemented from issue 4.)

5.2 Table of link options.

The following table gives a list of selection links showing their positions on the circuit board (mm E,N from SW corner) and on the circuit diagram (grid reference, see main PCB circuit diagram). The links made in production on a standard model B without disc or Econet interfaces are also given.

P = plugable link, T = track, W = wire link, C = closed, 0 = open. N S E and W refer to orientation of tracks or plugs. Some links have been omitted on later issue boards, whilst others have been added.

LINK PCB position	Circuit Options diagram (Model B)
2. 2,16112,7	T N (Not used on issues 2 and 3) W C 4 (Not fitted after issue 4) 1,9 T E 14,9 (Not fitted after issue 4) 15,9 (Not fitted after issue 4) 4,9 T E 2,9 T C 3,10 W C 1,8 T W
11. 75,210 12. 97, 70 13. 100, 67 14. 101, 53 15. 107, 97 16. 108, 90 17. 108, 52 18. 110, 52 19. 102,102 20. 123, 55	<pre>13,10 P - (When Econet fitted) 9,8 W 0 (Wire link in Model A) 9,8 W 0 (Wire link in Model A) 7,10 T C 7,9 T C 7,9 T C 7,10 T C 7,8 P N 7,8 P E 9,8 P N</pre>
21. 122, 65 22. 127, 70 23. 177,215 24. 181,195 25. 215,185 26. 221, 68 27. 226, 95 28. 237,144 29. 237,146	9,8 P 2 x EW 9,8 P N 13,3 W 0 13,3 W 0 7,5 P N 10,1 P W 1,7 T W 12,6 T W 12,6 T E
30. 284, 20 31. 270,170 32. 295, 65 33. 295, 67 34. 200, 65 35. 245, 20 36. 260, 20 37. 280, 20 38. 300, 15 39. 255,215	<pre>8,8 (For external connections) 14,3 P W 9,9 P W 10,9 P W 9,8 T C (From issue 4 onwards) 9,8 T 0 (From issue 4 onwards)</pre>

5.3 Circuit Modifications from issue 1 to issue 7.

In this next section are listed the more important changes which have taken place in the circuit design as it has evolved from issue 1 to issue 7. Since there are so few issue 1 boards in circulation at the moment, we will ignore the changes from 1 to 2 and suggest that if you come across an issue 1 board and cannot solve any fault which occurs on it, that you should consult the Technical Services Department of Acorn Computers Ltd.

5.3.1 Changes from issue 2 to 3.

1. The ACK line on PL9, the printer port, was moved from pin 23 to pin 19.

A 4k7 resistor (R162) was added to the ACK line to pull it up to +5v.
 Link S1 was removed in order to put in a transistor inverter, Q11.

4. Pin 26 of PL9 was left unconnected to avoid the problem that this pin is used on some printers as the reset line.

(Changes 1-4 were made retrospectively on most of the issue 1 and 2 circuit boards).

5. Various modifications were made in the region of S9 and IC27 at various stages, and so for the correct implementation, see section 4 on the modification for adding the disc interface.

6. A 2k2 pull up resistor (R170) was added to the strobe line of the printer port (pin 1 of PL9).

7. R109 became select on test (SOT) with a value between 1k8 and 2k7 in order to set the correct colour burst length.

8. C51 also became SOT at a value between $15\rm{pF}$ and $22\rm{pF}$ in order to set the colour burst frequency to the correct value of 4.4336 MHz + or -100 Hz.

9. In order to improve the waveform of the 16MHz signal, C42 was at one stage a fixed capacitor with a trimming capacitor in parallel. Therefore various issues of boards will have various different values for C42. Also the gate used (IC40) was changed from a 74LS00 to a 74S00.

5.3.2 Changes from issue 3 to issue 4.

1. The Econet circuitry was modified in various ways. The clock generator and terminator components were removed, certain component values were changed in order to improve circuit performance and the layout was altered in order to improve the shielding and to reduce cross-talk.

2. A 22k resistor (R174) was introduced from pin 20 of IC7, the serial processor, to 0 volts to ensure that if IC74 was absent that the CTSI line was held low.

3. Having added the 2k2 pull up resistor (R170) to printer port strobe line and put Q11 in its own position, S1 was reinstated.

4. The circuitry associated with S14 to S17, which change the 1MHz bus to 2MHz, on the issue 3 PCB was incorrect. This should be checked against the current circuit diagram if it is to be used.

5. The position of D13 was changed to put it in parallel with the relay coil rather than across the collector and emitter of the transistor (Q3).

6. The connections from the speech circuit (IC99) to the VIA were changed. VSPRDY and VSPINT were changed over to connect to PB7 and PB6 respectively.

7. A resistor (R171) was connected in series with the EOC line of the ADC (1C73) in order to prevent momentary output contention which may occur during power-up.

8. A 4k7 resistor (R173) was connected between pin 7 of IC89 and +5v, as the output is open collector.

9. Resistors R104, R125, R142, R149, and R153 which were in series with the ROM chip select lines were replaced by copper links formed on the component side of the PCB. (S34 to 38)

10. A 10k resistor (R172) was introduced between the analogue input on the 1MHz bus and 0 volts in order to reduce the input impedance and hence improve the signal to noise ratio. (See section 6.4)

11. Link S39 was added in order to connect the 470pF capacitor, C58 from the base of Q7 to the emitter of Q9.

12. A 220nF capacitor (C59) was added in series with R90 in order to AC couple the log amplifier on the cassette interface.

13. A number of changes were made to the Econet control lines in order to speed up software control. For details of how to bring earlier issue boards up to the current issue, see the section on upgrading the Econet system (section 4, modification E).

14. Provision was made for mounting a right-angled phono socket as an alternative to the free-wired BNC socket normally used for video output.

15. A 200k potentiometer (VR2) was added in parallel with R32 in order to adjust the operating frequency of IC99 for the appropriate pitch of the speech output.

16. At some stage between issues 3 and 4, C34, the cassette output coupling capacitor was increased from 47nF to 220nF.

5.3.3 Changes from issue 4 to issue 7.

(Issues 5 and 6 never went into production).

1. R114 changed to its present value of 18 ohms 1W, and C42 changed to 33pF.

2. R75 went to its final value of 82k. (The reason for the change in value of R75 was to control the data carrier detect delay time to avoid loosing the first bit of the first byte of the first block when recording data.)

3. The diodes and resistors on the ROM select circuitry which can be used to produce 1MHz operation were omitted.

4. Links S18 and S19 are made with tinned copper wire.

5. When the video processor ULA was replaced by the first set of custom-designed ICs, a modification was necessary. S26 was left unconnected and a wire link was made from the TTX-VDU line (pin 17 of IC2) to the invert input of the videoprocessor (pin 27 of IC6). Later versions of the custom IC made this modification unnecessary.

All other changes from issue 4 to issue 7 were cosmetic changes including some thickening up of the tracks to improve the power supply distribution.

6 Servicing and Fault-finding

6.1 Introduction

Before starting, it should be realised that attempt at repair by any person other than a registered dealer or service agent will void the warranty.

6.2 Test Equipment

The very minimum test equipment required in order to trace even the simplest fault is a digital multi-meter and an oscilloscope (or possibly a logic probe). It is difficult in a book such as this to do more than give a few general guide-lines as to the sort of problems to look for, and a few techniques which might be used.

Acorn Computers Ltd supply two pieces of test equipment which are specifically designed for the BBC Microcomputer which are known as the PET (Progessive Establishment Tester) and the FIT (Final Inspection Tester). Whilst the service agent or dealer might be expected to have these pieces of equipment, the average user is unlikely to feel that it is worth purchasing them for the limited amount of fault-finding he or she would be likely to do. The purpose of the PET, which is the more expensive of the two items, is to take an apparently lifeless computer and attempt to find out where the fault lies. The FIT on the other hand is somewhat simpler and its aim is not to isolate a known fault but to check whether an apparently working computer is in fact working in all respects. Both the PET and the FIT are the subject of entirely separate documents produced by Acorn Computers PLC.

Two other very useful pieces of "test equipment" are a can of freezer spray and a hair-dryer! It is fairly common for faults in some of the ICs to be associated with temperature conditions. Therefore if you have reason to suspect a particular component, it is sometimes helpful to " exercise" the device by the use of these two items. This can sometimes show up a fault quite clearly. However, this can be slightly misleading in cases where the fault is caused by a timing problem on some device. This is because changing the temperature conditions of one device which may not itself be at fault, may, by changing the relative timing, bring the timing back into a working condition. Therefore having discovered a device which apparently has a temperature fault, before de-soldering it, it is well worth temperature cycling the associated components.

6.3 Fault Isolation

Having checked that the apparent fault is not a problem with the program, the first thing, to do is to isolate the problem to a particular area of the computer. For example, if the problem is in loading and saving programs with a cassette recorder then attention should be focussed on the cassette interface itself. However, this is not as easy as it sounds in some cases because of the links between various sections of the circuit. It would probably be worthwhile reading through most of the circuit description given in this book, in order to try to gain an understanding of the operation of the computer as a whole before trying to deal with one apparently isolated section of the computer's hardware.

The simplest fault to check for is malfunctioning of the power supply. Voltages can be measured at the terminals on the PCB where the power leads are attached, but it is worth checking, particularly with the older linear type power supplies, that the +5 volts is available on each of the three pairs of connectors. It is also worth checking that the -5 volts is present because although the processor, memory and VDU will all function normally if the -5 volts is not present, it is essential for cassette, sound, speech and RS423 interfaces.

If the power supply is NOT working then you should NOT attempt to repair it. The reason is that in order to maintain the safety specification to which the computer was designed, any repair to the power supply, including replacement of power supply cable, must be checked for earth continuity at a current of not less than 10 A, and must undergo a Dielectric Withstand Test between both live and neutral to ground of 1500 V AC. This requires specialist equipment and training and should not even be attempted by dealers, unless they have the necessary equipment and expertise.

The worst kind of fault with a microprocessor system is that the processor is unable to fetch instructions from the ROM, process them and then produce some sort of result which the operator can see or hear. In the case of such faults, the whole system appears completely dead and it is very difficult to locate the specific fault. This kind of problem is made worse on this particular computer because of the technique used to refresh the dynamic RAM. Not only must the processor fetch instructions from ROM and process them, but also it must successfully program the CRT controller which, in turn, must begin to produce refresh addresses for the dynamic RAM before the system memory can operate.

Assuming then that the machine appears totally dead even though the power supply unit is apparently working, and that you do not have access to a PET, then here are a number of things you could check:-

i) Check that the reset line on the 6502A (pin 40) is high, and only goes low when BREAK is pressed.

ii) Check that the IRQ line is not permanently in either a low or high state. (Pin 4 of the 6502A) $\,$

iii) Check for the presence of the various clock signals, for example, the clock input and output on the 6502A (pins 37 and 3), and the 1, 2, 4 and 8 MHz signals on pins 4, 5, 6 and 7 of the video processor (IC6).

iv) A very useful pin to check is pin 7 on the 6502A. This is the sync pin and, although it is not actually used in the circuit, it gives an indication of whether or not the 6502A is fetching any instructions. If this is permanently high or low then the 6502A is totally stalled.

v) Check that the read-write line (pin 34) of the 6502A is working normally and also check that the same signal, having been inverted and re-inverted, is available at pin 10 of IC33.

vi) Check for the horizontal and vertical sync signals coming from the CRTC (pins 39 and 40 of IC2) which will reveal whether or not the CRTC has been successfully programmed at system reset.

If you do detect something abnormal in one of these tests then the next stage would be to remove from the board any devices in IC sockets which are unnecessary to the basic operation of the computer. For example, the 6850 ACIA (IC4), the serial processor (IC7), the ADC Converter (IC73) and the external 6522 (IC69). Having removed these devices, if the fault disappears, then it may simply be a case of replacing them one by one until the fault reappears. If the fault remains, then if you have any spare ICs, or another machine with which you could exchange ICs, it would be worth replacing the internal VIA (IC3), the 6502A (IC1), the 6845 (IC2) and the video processor (IC5).

At this stage the next thing to try is to examine each of the individual address and data lines to see if one or more of these lines is permanently high or low. If so, look for short circuits, solder bridges etc on that line. It is worth checking these lines both on the 6502A itself and also IC51, the operating system ROM.

When looking around the board at various points with an oscilloscope, try to find any waveforms which either have "slack" edges, ie sloping rather than square, or which have voltage levels which are not within the normal TTL range. (Logic 1 must be greater than 2.8V and logic 0 less than 0.8V, though normally one would not expect to see voltages of less than about 3.4V or more than 0.4V.)

Another very useful test with a model B, is to move link S25 to the south position to see if the computer will operate in the 16K mode, in which case, it suggests a problem with the CAS 0 area of RAM. Then if you remove S25 altogether, it puts the machine again into the 16K mode but this time with the CAS 0 area enabled and the CAS 1 area inoperative.

6.4 Most Common Faults

In the following section, we shall try to give some ideas which have been collected from various people who have been doing a good deal of servicing and repair work on BBC Microcomputers. There will be no particular order to the comments but reading through all of them should give some useful ideas about faults which are likely to occur.

* A common reason for getting sound-on-vision effects is that the power leads have become intermittent. To check whether they are giving a problem, a quick flick with one finger is what the experts recommend. If this causes the display to flicker then switch off the unit, remove the power leads, pull back the insulating sleeves, solder along the area where the wire is crimped by the terminal, and replace them, being careful not to exchange the 0 and +5 volt connectors.

* It is possible for the ROM sockets to develop bad contacts. This is sometimes caused by heavy-handed use of the "butterfly" carrier boards which were used at various stages to put two 8K eproms into one single 16K socket. The only solution for this is to replace the ROM socket entirely, and you would be well advised to use the best quality socket available. This is not an easy task unless you are experienced in the use of desoldering equipment.

* The most common reason for the cassette system becoming inoperative is a damaged LM324. Another problem is with the clock input to the serial processor and it is worth checking that this is the correct frequency (ie 1.23 MHz = 812 ns periodic time). Another problem which sometimes occurs is that the value of R75 needs to be changed. The optimum value is different for different issues of the serial processor ULA because of the variation in impedence of pin 15 to earth. This affects the timing between receiving a high tone lead-in and asserting the data-carrier detect on the ACIA. For ICs numbered 2C199E and 2C199E-3, R75 should be 100x or 56k as required for consistent loading of data. For 2C199E-7, R75 should be 82k.

* One simple problem, but unfortunately fairly common, is that the pins of ICs tend to get bent as they are pushed into the sockets. If you have isolated the fault to a particular area, then this is something to look out for. It is also not unknown for the IC socket itself to have a pin bent underneath. This may not have been noticed by quality control if the IC socket was empty at the time of production eg speech IC socket.

* If you wish to get two BBC Microcomputers to send programs to each other on the cassette system, then it is possible to do so by a direct connection, provided a 1.5k resistor is connected between the signal line and ground. With the later issue boards, that have the 220nF output capacitor on the cassette system, a smaller value may be necessary. The resistor is necessary to adjust the relative phase of the two tones of the cassette signal. * On a number of occasions, the tracks on the right hand side of the keyboard PCB have become broken in transit. This occurred more frequently on earlier versions and less so since the newly modified case has been used, but if any of the keys on the right hand side are inoperative then this is a likely cause. Excessively hard use of the keyboard may also cause solder pads to lift. A group of nonfunctional keys would indicate that this has happened. This could be checked quite simply by the use of a meter to test continuity. * A number of people complain of interference on the sound signal. This is caused by the pick up of digital noise as the track goes from the 1MHz extension bus input to the audio stages. The solution is to connect a 10k resistor across from this line to ground. This should only be necessary on issues 1 to 3 of the PCB. It can be done by connecting the resistor between pin 8 of IC20, which is ground, to the plated-through hole just to the south of that pin. It is necessary to scratch away the solder resist very carefully from around this hole, before you can successfully solder into it.




Figure 12 Reducing noise on 1MHz audio input

* One simple problem that sometimes occurs is that of getting twinkling characters in some of the higher modes of graphics, or smeering of the cursor. If this was not originally a problem but has developed after some months of use, then it may well be that the heat sink on the video processor has become dislodged. This can be put right by applying firm pressure to the heat sink and also possibly by applying more heatsink compound between it and the top of the integrated circuit. * Certain other faults on the VDU display associated' with the UHF output can be cured by adding extra decoupling to the supply to the modulator to improve its stability. A 10 ohm series resistor with a 4.7 uF capacitor to earth is usually sufficient.

* It has been noticed that problems can occur with some of the 74LS74 ICs, especially from certain manufacturers. If there is any problem therefore with the cleaness of the clock pulses applied to the 6502A, or problems with the PAL encoder circuit, or more likely with the RAS signal, it would be worth checking the output of these ICs to see if they are driving to the full TTL levels.

* Unfortunately, a number of problems also arise when people have tried to do their own upgrades and have made mistakes or used bad soldering techniques. In particular, a number of people seem to get the printer upgrade on the issue 2 board wrong and therefore this should be checked very carefully (see section 4). Also it is worth checking the soldering very carefully, particularly around the area of the IDC connectors. This is because it is easy to get solder bridges over the tracks which are fed in between the pins on this connector. The worst place seems to be in the area of the tube connector.

* If there are problems associated with the PAL or cassette circuitry, it is worth checking very carefully whether the correct resistor values have been used. Since there are so many resistors so closely packed together, it is very easy to get resistors in the wrong places. To check this, it is best to remove the circuit board from the case entirely and use a strong light source in order to view the resistor's colour codes carefully. This is well worth doing, as it can save a lot of time looking for faults which are basically simple but which would be difficult to diagnose.

* Our service centres tell us that there is a series of rather obscure faults which they have detected which is associated with timing problems with the RAM. One symptom is twinkling characters in mode 7 but not in the other modes of graphics, and another is that when playing Acornsoft's "Defender" (not the later version of "Planetoids") some very strange effects occur as the game continues. Also there is a program of 3D Noughts and Crosses from Beebug which produces a strange fault, stopping inexplicably at one particular line and giving a No Room error. These faults, being related to relative timing, can sometimes be cured by changing the 6502 processor, or the 74LS245 (IC14) and are more often noticed where the RAM in CAS 1 is a different type from the RAM in CAS 0, when an A to B upgrade has been done. In particular it seems to be that the Fujitsu RAMs do not mix well with the Mostek or Hitachi RAMs.


6.5 Test programs and sample waveforms

6.5.1 Test program


The following program allows you to test the chip select lines of any of the devices on the computer. It sets up a machine code loop which accesses the address which you specify as hexadecimal number. Since it is a closed loop, the only way to escape is to use the break key which is programmed to re-enter the BASIC program. To escape, enter a zero address. If you are accessing a slow device, its chip select line should go low for a full microsecond, but with a fast device, it will only be low for 500 nanoseconds. In either case, the waveform should be high for 3 microseconds.

10 *KEY10 OLD|M RUN|M
20 CLS
30 DIM' CODE 20
40 P%=CODE
50 INPUT "ADDRESS",M\$
60 M%=EVAL("&" + M\$)
70 IF M%=0 THEN END
80 [SEI
90 SEC
100 .again
110 LDA M%
120 BCS again
130]
140 CALL CODE


The following is a reproduction of a photograph showing the waveform on pin 23 of the ADC chip, IC73, when the above test program is running with address &FECO selected. Scope parameters are 1V/cm, 1us/cm.




The following shows pin 24 of the disc controller chip, 1C78, selected by using address &FE80. Scope parameters are 1V/cm, 1us/cm.




The following shows two traces while the test program is running: top trace is 2MHz clock pin 37 IC1, and bottom trace is CASO pin 7 1C45. Scope parameters are 2V/cm, 100ns/cm.



The 'following shows two more traces while the test program is running: top trace is 2MHz pin 37 IC1, and bottom trace is CAS1 pin 5 IC45. Scope parameters are 2V/cm, 100ns/cm.



The following shows two more traces while the test program is running: top trace is 2MHz pin 37 IC1, and bottom trace is RAS pin 12 IC43. Scope parameters are 2V/cm, 100ns/cm.



6.5.2 Test ROM

The listing shown below is the object code for a ROM which could prove extremely useful for fault-finding an apparently dead machine, especially if you do not have a PET. There are three routines given, but you could extend the idea for up to 8 different routines if you wanted to do so. The idea is that a 2764 ROM is put in place of the operating system ROM and the routine which the system starts on powerup or break is determined by taking the address lines that would normally be connected to A10, All and Al2 (pins 21, 23 and 2 of the 2764 respectively) and have some means of attaching them to +5 volts or 0 volts.

This can be done crudely by bending up the three pins so that they don't engage in the IC socket, and soldering on to them three leads terminating in crocodile clips. These can then be used to select the address by clipping on to the +5V and OV rails, being careful not to let them short out. For a system that is to be used regularly for fault-finding, it is wise to use either a DIL switch or better still a thumbwheel switch, properly mounted.

The three routines given are:-

Routine "0": Provides a chip select pulse for each memory-mapped device around the board in turn. The pin numbers at which each pulse should appear are given in the program.

Routine "1": This sets up the teletext mode of graphics by programming the 6845 and the video processor appropriately. Then codes 0 to 255 are stored in the first four pages of video RAM. If there is a RAM fault then the display will not be the succession of ASCII character which you would expect, and by careful thought about which characters are in error, you should be able to diagnose where the problem lies. The pattern is periodically re-written so that intermittent faults will show up and you can try temperature exercising any suspect chips.


Routine "2": This is similar to the previous routine but by incrementing a location on the screen it checks the combination of reading and writing; ie if the RAM can be written to but not read then the character at location &7C01 will not cycle through 0 to 255 since the read instruction will be in error. All these routines are working in machine code at high speed and therefore it is easy to use an oscilloscope to probe around the circuit to see what has gone wrong.

```
10 FOR N% = 0 TO 2 : REM ie 3 tests available
 20
     PROCtest(N%)
 30
     NEXT
 40 *SAVE ROMIMAG 3000 + 2000
 50 END
 60
 70 DEFPROCtest (N%)
 80 offset% = &400*N%
 90 0% = &3000 + offset%
100 P\% = \&F800
110 \text{ table} = P_{\%}^{\%} + \& 200
120 !(&33FC + offset%) = &F800 : REM RESET vector
130 opt% = 5
140 IF N% = 0 PROC strobe select lines
150 IF N% = 1 PROC DRAM test
160 IF N% = 2 PROC RNW exercise
```

```
170 ! (\& 3200 + offset\%) = \& 4433283F
180 !(&3204 + offset%) = &1B19021E
190 !(&3208 + offset%) = &13721293
200 !(&320C + offset%) = &002C002C
210 ENDPROC
220
230 DEFPROC strobe select lines
240 [OPT opt%
250
260 .loop
270 LDA &FE00 \ IC2 pin 25 (CRTC)
280 LDA &FE08 \ IC4 pin 9 (ACIA)
290 LDA &FE10 \ IC7 pin 9 (SER PROC)
300 LDA &FE18 \ IC96 pin 1 (STATID) or IC97 pin 4 (INTOFF)
310 LDA &FE20 \ IC97 pin 2 (INTON)
320 STA &FE20 \ IC6 pin 3 (VID PROC)
330 STA &FE30 \ IC76 pin 9 - (ROMSEL)
340 LDA &FE40 \ IC3 pin 23 (VIA A)
350 LDA &FE60 \ IC69 pin 23 (VIA B)
360 LDA &FE80 \ IC78 pin 24 (FDC)
370 LDA &FEAO \ IC89 pin 9 (ADLC)
380 LDA &FECO \ IC73 pin 23 (ADC)
390 LDA &FEE0 \ PL 12 pin 8 (TUBE)
400 LDA &FC00 \ PL 11 pin 10 (FRED)
410 LDA &FD00 \ PL 11 pin 12 (JIM)
420 JMP loop
430 1
440 ENDPROC
450
460 DEFPROC DRAM test
470 [OPTopt%
480 LDX £&OF
490 STX &FE20 \ Write to Vidproc
500
510 .setup 6845
520 LDA table%,X \ table of 6845 data
530 STX &FE00 \ Register number
540 STA &FE01 \ Contents of register
550 DEX
560 BPL setup 6845
570 LDA £3
580 STA &FEFE \ send down TUBE
590
600 .restart
610 LDY £0
620
630 .loop2
640 NOP
650 TYA
660 STA &7C00,Y
670 STA &7D00,Y
680 STA &7E00,Y
690 STA &7F00,Y
700 INY
710 BNE loop2
720
730 LDA £&42
740 STA &FE20 \ Write to Vidproc
750 JMP restart
760 1
```

770 ENDPROC 780 790 DEFPROC RNW exercise 800 810 [OPT opt% 820 LDX £&0F 830 STX &FE20 \ Write to Vidproc 840 850 .setup 6845 860 LDA table%, X \ table of 6845 data 870 STX &FE00 \ Register number 880 STA &FE01 \ Contents of register 890 DEX 900 BPL setup 6845 910 920 LDA £3 930 STA &FEFE \ send down TUBE 940 950 LDA £&41 \ Character "A" 960 LDY £0 970 980 .write 990 INC &7C01 \backslash Change character on screen 1000 STA &7D00,Y 1010 STA &7E00,Y 1020 STA &7F00,Y 1030 INY 1040 BNE write 1050 1060 LDA £&42 \ Character "B" 1070 STA &FE20 \ Write to Vidproc 1080 JMP write 1090] 1100 ENDPROC

The following is a reproduction of a photograph showing the waveform on pin 34 of the 6502 (R/W of IC1). Scope parameters are 1V/cm, 2us/cm.



7 Interfacing Survey

7.1 Purpose of each interface

Since there are so many different interface connections on the BBC microcomputer, it may be a help to look at each in turn and talk about possible applications for each. Working from left to right on the back of the computer, we start with the UHF output, which provides a PAL colour TV signal for use with a normal colour television. Next is a video output on a BNC connector which is intended to be used with a black and white video monitor. However it is possible to introduce the colour burst information onto this signal in order to produce a PAL composite video signal. On circuit boards issue 4 onwards, it is possible to introduce this signal by adding a simple link, S39. On previous issue boards it is necessary to introduce a 470pF capacitor from the emitter of Q9 to the base of Q7. This capacitor would have to be soldered directly on to the circuit board.

The third connector which is provided for video output is a 6-way, 240 degree DIN plug. This provides the red, green, blue and sync signals needed for an RGB monitor. The sync signal is a 5 volts, negative going pulse of 4.7uS duration, but it can be changed to positive going by changing link S31. Also provided on this connector are a 0 volt and a +5 volt supply, but these should not be used for providing more than a few milliamps to external circuits.

The next connector is a serial port of the RS423 standard. This is a standard which has superior drive capabilities to the RS232 interface and is run in this case between +5 volt and -5 volt levels. The speed is software selectable at 75, 150, 300, 1200, 2400, 4800 or 9600 baud. There is a higher speed of 19200 baud, but this **is** not guaranteed to be error-free. It is also possible to get the interface to work at 110 baud, but this requires a modification which would also change the speed of the cassette interface. (See section 7.3 on hardware hints and tips for more information.) The control signals provided are the normal CTS and RTS lines, the RTS output also working on +5 volt and -5 volt. NB When making up a connector for the RS423, note that connections as shown on the circuit diagram refer to the socket. For the plug connections, refer to page 504 of the Case.

Apart from using the RS423 interface to run a serial printer it is also possible to use it to communicate with other computers. For example, it is possible to communicate with a mainframe computer either directly within a building on a wired link or, by using the telephone network, to a computer in another building or even another country. This would of course require the use of an acoustic coupler.

There are various levels at which this link could be used. Firstly the computer could be used as a "dumb terminal" which would simply be capable of sending characters typed on the keyboard to the mainframe computer and receiving characters from the mainframe and printing them on the screen. The following program will allow you to do so.

10 REM Dumb Terminal Program 20 REM Only works on OS 1.0 & following 30 REM Works even if Tube fitted.' 40 REM 50 OSASCI = &FFE3 60 OSBYTE = &FFF470 OSWRCH = &FFEE80 CLS 110 DIM CODE 50 120 FOR J=0 TO 2 STEP2 130 P%=CODE 140 [OPT J 150 .RS423 160 LDA £&91 170 LDX £1 180 JSR OSBYTE\character in RS423 buffer? 190 BCS keyboard 200 TYA 220 JSR OSWRCH\or OSASCI for CRLF 230 .keyboard 240 LDA £&91 250 LDX £0 260 JSR OSBYTE\character in keyboard buffer? 270 BCS RS423 280 TYA 290 JSR OSWRCH\or OSASCI for CRLF 300 LDA £&8A 310 LDX £2 320 JSR OSBYTE\Put character in RS423 output buffer 330 JMP RS423 340 1 350 NEXT 360 *FX 7,7 370 *FX 8,7 380 *FX 2,2 390 CLS 400 CALL CODE

The next level would be its use as a semi-intelligent terminal which would enable you to use some of the processing of the BBC Microcomputer to deal with file handling, so. that the text could be prepared off line, stored on disc and then spooled down to the mainframe when the link is made. The third level then would be to use the graphics facilities of the BBC Microcomputer in addition to its ability to print text. This produces the possibility of using the computer as a colourgraphics terminal to a mainframe computer at a fraction of the cost. All that is needed is for someone to write the appropriate terminal emulation software and put it in sideways ROM. There are now a number of such packages commercially available. The other way in which the RS423 can be used is to link two BBC computers together. One reason for doing this would be to enable software to be downloaded from a disc system to another computer which does not have a disc interface. A 15K program can be downloaded using an RS423 link in approximately 20 seconds which is clearly faster than using a cassette to cassette link. The only software involved in doing this is to type in, on the receiving computer:

NEW <RETURN>
*FX2,1 <RETURN>
(This sets the RS423 as input instead of the keyboard.)

and then on the sending computer you would type in:

*FX3,7 <RETURN> LIST <RETURN> *FX3,0 <RETURN> (This enables the RS423 as the output and sends a listing of the program so that, to the receiving computer,, it is as if it were being typed in from the keyboard.)

If you have a number of transfers to do, then these commands could be programmed onto a single key on each machine. When the program has been sent down, you simply have to press BREAK on the receiving computer, type OLD <RETURN> and then the program is ready for use. If you are doing a BBC to BBC link over a short distance and want to use the full speed of the interface then you will have to connect the hand-shake lines as well as the data lines. The "data out" from one computer should be connected to the "data in" of the other computer and viceversa, and in a similar way for the control lines, the RTS on one should be connected to the CTS on the other and vice-versa. If you are working over a longer distance and want to use only three cables, data in, data out, and ground and are prepared to work at a slower speed without any handshaking, then you have to loop back the RTS to the CTS on each of the computers so that each is permanently enabled for sending. If you do not do so, the RS423 output buffer fills up and printing stops after a number of characters have been sent to the screen.

If you want to use the RS423 interface over a long distance at high speed using the hand shake lines, it might be necessary to terminate the receivers by making links S23 and S24. This terminates the line with its characteristic impedance of 180 ohms.

The cassette interface is a standard CUTS cassette interface. It has two speeds, 300 and 1200 baud, controllable by software. There is also motor control provided on pins 6 and 7 of the 7-way DIN plug. The rating of the relay contacts is 24V at 1A DC, and they should not, under any circumstances, be used to switch mains voltages, no matter how small the current. If you wish to get two BBC Microcomputers to send programs to each other on the cassette system, then it is possible to do so by a direct connection, provided a 1.5k resistor is connected between the signal line and ground. The analogue input is on a 15-way D-type connector and provides four A to D converter channels and two digital input lines which work on the internal 6522 VIA. The pin connections are arranged so that the signals are divided into two sets intended for use with two games paddles, each of which will have two A to D inputs and a voltage reference source as well as the ground and one of the digital input lines.

The conversion time for each channel is 10 milliseconds, but you can choose to have as few or as many of the channels working as you wish by using the *FX16 command. Therefore if all four converters are required, you need to allow 40 milliseconds to be sure of a successful conversion on any one channel. However ADVAL(0) in BASIC, or OSBYTE call 128 in machine code, can be used to see which channel has just converted, and OSBYTE call 17 allows you to force a particular ADC channel to convert, out of turn. The resolution is software selectable between 8 and 12 bits resolution using OSBYTE 190. However in the 12 bit resolution mode, the true resolution is somewhat less than 12 bits. It is probably more realistic to think in terms of a 9 or 10 bit accuracy.

Also provided on this connector is an input to the light pen strobe on the 6845 CRT controller. The hardware involved in setting up a light pen system is quite simple. The light pen circuit has to produce a positive-going 5 volt pulse with a duration of greater than 100 ns. However the software involved is quite complicated if you want to do more than identify character blocks. This is because of the way in which the 6845 has been extended beyond its normal memory range in order to provide bit-mapped graphics.

The final connector which is provided on the back of the computer is only available when the unit has been upgraded with an Econet interface. This is a standard 5 pin 180 degree DIN plug to provide the necessary data and clock signals for the Econet interface.

Underneath the computer is a set of standard IDC connectors. First of all there is a 34 way connector for the disc drive(s). This connector carries the standard connections for a 5.25" disc drive. The next two are a 26-way and a 20-way IDC connector which are used to provide connections to the two ports of the external 6522 VIA. The 26-way connector links to port A, and is arranged in a standard format for use with a Centronics-type parallel printer. The 8 port lines are buffered to provide better drive capabilities, but it does mean that they can only be used for output. If you want to use these lines to drive some other device, you should work on the basis of each line being able to sink 10 mA at logic 0 or to source 400 uA at logic 1. Of the two control lines, CA1 is available as an input with a single 4k7 pull up resistor on it, whilst the CA2 line is available as an output, the line being buffered by a single transistor (Q11) to improve the current sinking. On boards from issue 4 onwards, there is a selection link (S1) which will enable this line to provide direct connection to CA2 so that it can be used as either input or output.

The 20-way User Port is much simpler in that all connections go directly to the lines on the VIA (PBO to PB7 and also control lines CB1 and CB2). If you are using these lines for output you should consult the 6522 data sheet to establish the amount of drive current available.

The next connector, another 34-way IDC, provides an extremely versatile interface known as the 1MHz extension bus. This interface is the subject of a separate Application Note and at this stage it is sufficient to say that it provides two "pages" (2 x 256 bytes) of memory locations mapped between &FC00 to &FDFF. By using one of these locations (&FCFF) as a paging register it is possible to extend the memory addressing capability to a full 64K bytes.

The final connector is a 40-way IDC which provides an interface known as the "Tube", intended for use with a second processor. Although the hardware on the BBC microcomputer side is very simple, the hardware on the second processor is extremely complex and it really requires a ULA to incorporate all the hardware necessary to handle the protocol. It is therefore suggested that any interfacing to the Tube should be done only using products from Acorn Computers Ltd.

7.2 Interfacing to various printers.

It is possible to interface to a wide variety of printers using the *two* interfaces provided. First of all, for serial printers, the RS423 connector can be used and secondly, for parallel printers the Centronics interface can be used. It is also possible to link up to various other non-standard printers such as the IEEE 488 printers used for the Commodore Pet computers. This is more difficult and requires connection not only to the Printer Port, but also the User Port to provide extra control lines and also requires extra software within the machine.

It is possible to write your own printer driver routine which works through the operating system.

In order to link up to teletype printers, which run at 110 baud, you have to change the position of link S28. This is explained in detail in section 7.3.

One important point to note is that on issue 1 printed circuit boards, the pin connections on the printer port are not quite the same as later issues. Pin 19 is the ACK line and pin 26 is not open circuit as it should be for certain printers. If you wish to use this interface, for example with the Seikosha GP80A, you will encounter problems since pin 26 is used as a reset line. Another problem which may occur on the early issue boards is that there is no pull-up resistor on the CA2 line thus leaving the collector of transistor Q11 open circuit.

7.3 Hardware Hints and Tips

Here are a number of miscellaneous hints and tips which have come from various sources.

* RS423 at 110 baud

In order to get the RS423 interface to work at 110 baud, all that has to be done is to use the *FX8,1 command in order to set 75 baud and then change the position of link S28. This link is made by a track on the PCB, between the centre pin and the west pin. This link has to be broken and a solder link made from the centre pin to the east pin. This has the effect of speeding up all of the baud rates, both send and receive by 44%, and also makes the cassette port run fast by the same amount, so a single pole double throw switch could be wired to S28 in order to select the normal speed or the fast speed for the 110 baud. The actual speed produced is 108.333 but this is near enough for most teletype printers.

* Disabling Break

For certain applications, particularly when the computer is being used by very young children, it is most frustrating when the user presses the break key. It is easy enough to disable the escape key within a program, but the break key is mare of a problem. You could use *KEY10 OLD|M RUN|M but even this is not very satisfactory. The alternative is to disable the break key electrically, which can be done by removing a link from the keyboard PCB. You could then wire it up to a miniature ON-OFF toggle switch which can be mounted on the back of the case by drilling a suitable hole, or leave it open circuit and use the contacts at the back of the main PCB marked "RST SW", to provide an alternative break key. The disadvantage of doing this though is that if you are using a disc system, you may want to be able to do a SHIFT break in order to boot the disc. The position of the link to be removed is shown below.




Figure 13 Disabling the BREAK key

8 Component location tables

The following lists of components should enable you to locate any component on the main circuit diagram by its X and Y grid reference (see grid numbers on main PCB circuit diagram). For ICs and selection links, their positions on the PCB itself are also given. These are defined by X and Y coordinates in millimetres, measuring from the SW corner of the PCB.

8.1 Integrated circuits

NB Some ICs which contain more than one circuit will appear at more than one place on the circuit diagram.

	Туре	PCB	Circu	it	Comments
		Position		n	
	6502A	160,85			CDT
	6845 6522	160,140 90,75	5,3 5,9		CRT controller Internal VIA
	6850	128,141	11,5		ACIA
	SAA5050	187,102	10.2		Teletext ROM
	5C094	187,102 214,71	7,6 10	0,1	Video ULA
	2C199	128,182	12,4		Serial ULA
	81LS95	241,62	5,1		
	81LS95	241,93	5,2		
	81LS95 81LS95	252,63 252,93	5,3 5,4		
	81LS95 81LS95	275,62	5,4		
	81LS95	264,62	5,5		
	74LS245	184,71	9,4		
	74LS273	196,71	9,2		
	LM555	7,210	6,7		
	LM324 76489	6,28	4,6		Cound gonemator
	LM386	52,23	5,6 5,5		Sound generator
	74LS139	120,23	7,10	9.8	
	74LS00	120,55	10,8	- , -	
	74LS30	137,55	6,10		
	74LS30	120,80	8,9		
	74LS138	135,78	6,10		
	74LS20 74LS139	120,108 137,105		10,6	
	7438	3,124	2,4	4,2 4,10 1	12.7
	74LS51	50,143	7,7		
	74LS32	65,143	5,6	8,7 8,8	
	74LS74	78,143	8,6		
	74LS34	90,143			
	74LS259 74LS04	105,143 58,164		10,9 10,3	
	74LS74	71,164	8,7	10,5 10,5	
	LM324	151,205	13,5		
	74LS10	215,122	4,2	10,3	
	74LS04	228,122	8,6	10,3 10,6	
	74LS86	241,122	5,3		
	74LS283 74S00	197,145 206.149	5,2	6.5 8.6	(Previously 74LS00)
	74LS02		4,4	7.4	(IICVIOUSLY /41500)
	74LS163	228,149 241,158	12,6	, -	
43	74S04	187,174	7,6	8,4	

44 74LS74 206,174 45 74S139 228,172 46 74S74 252,183 47 74LS86 264,183 48 74LS00 286,183 50 74LS00 298,183 51 (27128) 214,24 52 (27128) 233,24 53 4816 287,93 54 4816 287,93 55 4816 287,146 57 4816 287,146 58 4816 275,146 59 4816 275,146 59 4816 264,146 60 4816 298,68 62 4816 298,68 62 4816 298,7122 66 4816 264,93 64 4816 298,122 65 4816 267,122 67 4816 264,122 68 4816 252,122 69 652 160,29 70 74LS244 137,24 71 </th <th>12,1 7,5 12,2 13,2 13,1 13,2 12,6 13,1 8,9 Operating system ROM 9,9 BASIC ROM 8,2 8,2 8,2 8,3 8,4 8,2 8,2 8,3 8,4 6,2 6,2 6,2 6,3 6,4 7,2 7,2 7,2 7,3 7,4 2,6 External VIA 2,6 External VIA 2,6 External VIA 2,6 ADC convertor 13,4 14,4 10,8 4,8 4,9 3,9 Disc controller 2,9 2,8</th>	12,1 7,5 12,2 13,2 13,1 13,2 12,6 13,1 8,9 Operating system ROM 9,9 BASIC ROM 8,2 8,2 8,2 8,3 8,4 8,2 8,2 8,3 8,4 6,2 6,2 6,2 6,3 6,4 7,2 7,2 7,2 7,3 7,4 2,6 External VIA 2,6 External VIA 2,6 External VIA 2,6 ADC convertor 13,4 14,4 10,8 4,8 4,9 3,9 Disc controller 2,9 2,8
78 8271 60,75 79 7438 42,46	3,9 Disc controller 2,9 2,9 2,8 3,8 4,7 3,7 2,7 2,7 2,7 2,7 2,7 12,8 ADLC - Econet 13,10 (Not fitted) 12,7 14,9 14,10 (Not fitted) 14,9 13,8 13,7 12,10 13,9 4,8 Speech ROM 5,7 Speech generator

8,2 Transistors

Q	Туре	Circuit Diagram
1	BC239	13,5
2	BC239	13,5
3	BC239	13,5
4	BC239	11,3
5	BC239	12,3
6	BC239	12,3
7	BC309	14,2
8	BC309	13,2
9	BC239	14,1
10	2N3906	11,2
11	BC239	2,4

8.3 Diodes

D	Туре	Circuit Diagram
4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20	1N4148	8,8 Not fitted, issue 7 onwards 8,8 Not fitted, issue 7 onwards 13,5 3,3 3,3 11,1 11,1 11,1

8.4 Capacitors

С	Туре	Circuit Diagram
1 2 3 4	2n2F Plate ceramic 4u7F 16V Elec 2n2F Plate ceramic Not used	4,6 4,5 4,6
5 6 7 8	10uF 16V Elec 100nF Disc ceramic 2n2F Plate ceramic 100nF Disc ceramic	4,5 6,7 4,5 6,7

10 11 12 13 14 15 16 17 18	10uF 16V Elec 10nF Plate ceramic 2n2F Plate ceramic 10pF Plate ceramic 1nF Plate ceramic 47uF 10V Elec 100nF Disc ceramic 47uF 10V Elec 2n2F Plate ceramic 10uF 10V Tant Not used	4,4 6,7 4,5 5,7 2,10 3,1 5,5 5,5 13,9 14,8	
20	47nF Disc ceramic 100nF Disc ceramic	5,5 5,7	
$\begin{array}{c} 22\\ 23\\ 24\\ 25\\ 26\\ 27\\ 28\\ 30\\ 31\\ 32\\ 33\\ 34\\ 35\\ 36\\ 37\\ 38\\ 39\\ 40\\ 41\\ 42\\ 43 \end{array}$	Not used 10nF Plate ceramic 100nF Disc ceramic 33 ⁿ F Polyester 47uF 10V Elec 1uF 35V Tant 4u7F 10V Tant 2n2F Plate ceramic 10uF 10V Tant 820pF Plate ceramic 4n7F Plate ceramic 200/220nF 820pF Plate ceramic 202F Plate ceramic 2n2F Plate ceramic 2n2F Plate ceramic 2n2F Plate ceramic 200F Plate ceramic 200F Plate ceramic 33pF Plate ceramic 33pF Plate ceramic 33pF Plate ceramic 47PF Plate ceramic	13,8 6,7 14,6 4,1 14,6 12,5 13,5 12,5 15,5 14,5 15,5 14,5 15,5 14,5 15,5 14,5 15,5 14,5 13,3 13,3	
45 46 47 48 49 50	10nF Plate ceramic 47pF Plate ceramic 10uF 10V Tant 270pF Plate ceramic 150pF Plate ceramic 47pF Plate ceramic	13,2 14,2	
52 53 54 55 56 57 58 59	15/22pF Plate ceramic 390pF Plate ceramic 100pF Plate ceramic 47uF 10V Tant 100pF Plate ceramic 39pF Plate ceramic 10uF 10V Tant 470pF Plate ceramic 220nF 4u7F 10V Tant	11,2 11,2 4,1 11,1 14,1 3,1	(SOT)

R	Value	Circuit Diagram				
1 2 3 4 5 6 7 7 8 9 10 11 12 13 14 156 17 18	10k 10k 22k 100k 4k7 100k 10k 39k 3k3 100k 220k 1M 10R 39k 22k 10k 10R 10R 39k 22k 10k 10k 28) 100K (2%) 100K (2%) 100K (2					
54 55	Not used 3k3		fitted,	issue	7	onwards

56 Not used 57 10R 5,5 58 150R 1,7 59 56k (2%) 13,7 60 56k (2%) 13,7 61 1k 13,8 62 56k (2%) 13,7 63 56k (2%) 13,7 64 1M5 13,7 65 3k3 3,10 66 10k 5,10 67 10k 5,10 68 3k3 2,7 69 3k3 10,8 70 3k3 2,6 71 2k7 14,6 72 3k3 8,9 Not 73 3k3 7,9 Not 74 2k2 12,5 75 82k 12,5 75 82k 12,5 75 82k 12,5 76 10k 13,5 77 100k 13,5 78 150k 14,4 79 820k 15,5 80 39k 14,5 81 3k3 10,6 82 150k 14,4 83 4k7 5,4 84 10k 13,5 85 3k3 10,6 86 220k 14,5 87 8k2 14,5 88 8k2 14,5 89 4k7 13,4 90 4k7 13,5 91 820R 7,6	fitted, fitted,	issue 7 issue 7	onwards onwards
105 100R 8,6 106 56R 8,4 107 1k0 7,5 108 3k3 3,3	fitted, SOT	issue 4	onwards


116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141	3k9 2k2 1k0 100R 82R 82R 82R 470R 56R 100R 3k9 1k5 470R 68R 68R 56R 120k 120k 120k 1k0 1k0 2k2 3k9 1k5 1k0 1k0 2k2	14,2 14,2 8,5 12,3 11,3 11,3 14,2 7,4 9,8 Not 14,2 13,2 14,2 13,2 14,2 13,2 14,1 14,1 14,1 14,2 13,2 13,2 13,2 13,2 13,2 13,2 14,2 14,2 14,2	fitted,	issue	4	onwards
142 143 144 145 146 147	100R 12k 15k 1k0 1k5 3k9	9,8 Not 11,2 11,2 11,2 11,1 11,1	fitted,	issue	4	onwards
148 149 150 151 152	820R 100R 680R 470R 2k2	14,2 9,8 Not 14,2 14,1 14,2	fitted,	issue	4	onwards
$153 \\ 154 \\ 155 \\ 156 \\ 157 \\ 158 \\ 159 \\ 160 \\ 161 \\ 162 \\ 163 \\ 164 \\ 165 \\ 166 \\ 167 \\$	100R 1k2 680R 3k3 680R 470R 270k 3k3 5k6 4k7 Not used Not used Not used Not used Not used Not used Not used Not used		fitted,	issue	4	onwards
170 171 172 173 174	2k2 100R 10k 4k7 22k	2,5 13,6 4,6 12,8 12,3				

8.6 Links


Some links have been omitted on later issue boards, whilst others have been added.

LINK PCB Circuit position diagram 2,108 2,5 (Not used on issues 2 and 3) 1. 2. 2,161 12,7 3. 2,173 14,14 (Only fitted on issues 1,2,3) 4. 12, 12 1,9 5. 26,195 14,9 (Only fitted on issues 1,2,3) 6. 26,205 15,9 (Only fitted on issues 1,2,3) 7. 30, 65 4,9 8. 32, 15 2,9 9. 35,128 3,10 10. 45, 15 1,8 11. 75,210 13,10 12. 97, 70 9,8 13. 100, 67 9,8 14. 101, 53 7,10 15. 107, 97 7,9 16. 108, 90 7,9 17. 108, 52 7,10 18. 110, 52 7,8 19. 102,102 7,8 20. 123, 55 9,8 21. 122, 65 9,8 22. 127, 70 9,8 23. 177,215 13,3 24. 181,195 13,3 25. 215,185 7,5 26. 221, 68 10,1 27. 226, 95 1,7 28. 237,144 12,6 12,6 29. 237,146 30. 284, 20 8,8 31. 270,170 14,3 32. 295, 65 9,9 33. 295, 67 10,9 34. 200, 65 9,8 (From issue 4 onwards) 35. 245, 20 9,8 (From issue 4 onwards) 36. 260, 20 9,8 (From issue 4 onwards) 37. 280, 20 9,8 (From issue 4 onwards) 38. 300, 15 9,8 (From issue 4 onwards) 39. 255,215 9,8 (From issue 4 onwards)


9 Appendices




9.1 Circuit block diagram



9.2 Assembly drawing




9.3 Case lower assembly drawing



- NOTES :-
- 1. INSERT WIRE LINKS SHOWN THUS --- USING WIRE (ITEM 176)
- ENSURE POSITION OF LINK SHUNTS (ITEM 173) IS CORRECT TO DRAWING
 INSERT FASTON TAB (ITEM 177) IN POSITIONS SHOWN THUS
 - INSERT FASTON TAB (ITEM 177) IN POSITIONS SHOWN THUS SHOWN THUS SHOWN THUS IN FIT HEATSINK (ITEM 175) TO IC6 (ITEM 157) WHEN REOD

.

9.4 Main PCB layout



0V -

ALL CAP

2

1

W ARE DECOUPLING

3

CAPACITO

5

6

5


3


2

9.5 Main PCB ci


扒

7





9.6 Keyboard circuit diagram



9.7 Power supply circuit diagram

9.8 Parts list

CASE LOWER ASSEMBLY MODEL B + ECONET + DISC ITEM PART NO DESCRIPTION OTY REMARKS A2/210,232 CASE LOWER 1 1 2 A2/103,500 MAIN PCB ASSEMBLY MODEL B+ECONET+DISC 1
 3
 A1/103,004/A CASE LOWER ASSY
 REF 'STANDARD' DRG

 4
 A1/103,001
 KEYBOARD ASSEMBLY (INC SPKR)
 1

 5
 A2/21,111
 CUT RIGID PVC LABEL BOTTOM ACCESS
 1
 A2/201,098 CUT RIGID PVC LABEL REAR ACCESS 1 6 7 8 890,000 STICK ON FEET 4 9 10 800,600 B.N.C. CONNECTOR 75R 1 PANEL MOUNT SK2 11 870,109 WIRE 7/0,2 WHITE PVC 2 2" LENGTH 12
 13
 882,644
 No 8 x 9.5 FLANGE HEAD POSIDRIV
 5 BLACK SELF TAP

 14
 882,712
 No 4 x 7/16" PAN HD SUPERDRIVE
 2 PLASTITE

 15
 882,986
 NYLON WASHER I/D 5mm
 5
 16 17 18 19 882,022 M3 x 8mm CHEESE HEAD POST DRIVE 3 USE WITH ITEM 24 20 21 22 23 24 103.003 POWER SUPPLY UNIT 1 ASTEC SMPS 25 26
 27
 882,988
 4 BA INTERNAL TOOTH SHAKEPROOF WASHER 2

 28
 882,914
 4BA NUT FULL
 2

 29
 882,343
 4BA x 5/8" PAN HD POSIDRIV
 2
 30

MAIN CIRCUIT BOARD	MODEL B + DISC + ECONET	
ITEM PART No 1 203000	DESCRIPTION PRINTED CIRCUIT BOARD	QTY REMARKS 1
2 103,500/A 3	ASSEMBLY DRAWING MODEL B +DISC+ECONET	
4 520,180 5 6 500,100	RESISTOR 18R 1W 10% CARBON FILM	1 R114
6 500,100 7 500,560 8 500,680 9 500,820 10 500,101	RESISTOR 10R 1/4W 10% CARBON FILM RESISTOR 56R 10% CARBON FILM RESISTOR 68R 1/4W 10% CARBON FILM RESISTOR 82R 1/4W 10% CARBON FILM RESISTOR 100R 1/4W 10% CARBON FILM	3 R14 18 57 3 8106,124,131 6 R110,113,129,130 3 R120,121,122 5 R94,102,105,119, 171
11 500,151 12 500,471 13 500,681 14 500,821 15	RESISTOR 150R 14W 10% CARBON FILM RESISTOR 470R 1/4W 10% CARBON FILM RESISTOR 680R 1/4W 10% CARBON FILM RESISTOR 820R 1/4W 10% CARBON FILM	4 R22,23,49, 4 R123,128,15518,15; 3 R150,155,157 3 R91,92,148
16 500,102 17	RESISTOR 1K 1/4W 10% CARBON FILM	20 R29,33,37,46,52, 53,61,101,103, 107,115,118,134, 135,139,140,145, 98,99,100
18 19 500,122 20 500,152 21 500,222	RESISTOR 1K2 1/4W 10% CARBON FILM RESISTOR 1K5 1/4W 10% CARBON FILM RESISTOR 2K2 1/4W 10% CARBON FILM	2 R154,127 2 R138,146 7 R74,95,97,117, 136,152,170
22 500,272 23 500,332 RESISTO	RESISTOR 2K7 1/4W 10% CARBON FILM R 3K3 1/4W 10% CARBON FILM 12 R10,65,	1 R71
24 25 500,182 26 500,392 27 500,472	RESISTOR 1K8 1/4W 10% CARBON FILM RESISTOR 3K9 10% CARBON FILM RESISTOR 4K7 1/4W 10% CARBON FILM	1 R141 4 R116 126,137 147 8 R6,28,31,83,89, 90,162,173
28 500,562 29 500,822 30	RESISTOR 5K6 1/4W 10% CARBON FILM RESISTOR 8K2 1/4W 10% CARBON FILM	1 R161 2 R87,88
31 500,103 32	RESISTOR 10K 1/4W 10% CARBON FILM	12 R1-3,8,17,27,30, 66,67,76,84,172
$\begin{array}{cccccccccccccccccccccccccccccccccccc$	RESISTOR 12K 1/4W 10% CARBON FILM RESISTOR 15K 1/4W 10% CARBON FILM RESISTOR 22K 1/4W 10% CARBON FILM RESISTOR 39K 1/4W 10% CARBON FILM RESISTOR 82K 1/4W 10% CARBON FILM RESISTOR 100K 1/4W 10% CARBON FILM RESISTOR 120K 1/4W 10% CARBON FILM RESISTOR 150K 1/4W 10% CARBON FILM	1 R143 1 R144 3 R4,16,174 5 R9,15,24,50,80 1 R75 4 R5,7,11,77 2 R132,133 2 78,82
42 500,224 43 500,274 44 500,824 45	RESISTOR 220K 1/4W 10% CARBON FILM RESISTOR 270K 1/4W 10% CARBON FILM RESISTOR 820K 1/4W 10% CARBON FILM	2 R12,86 1 R159 1 R79
46 500,105 47 500,155 48 590,682 49 590,223 50 580,103 51 580,204 52	RESISTOR 1M 1/4W 10% CARBON RESISTOR 1M5 1/4W 10% CARBON RESISTOR PACK S.I.P. 6K8 x 8 RESISTOR PACK S.I.P. 22K x 8 POTENTIOMETER 10K VERT. MIN. PRESET POTENTIOMETER 200K VERT. MIN. PRESET	3 R13,20,21 3 R36,44,64 1 RP1 1 RP2 1 VR1 1 VR2
53 500,182/272	RESISTOR 1K8/2K7 1/4W 10% CARBON FILM	1 R109,S.O.T. ON BATCH BASIS
54 55 505,102 56 505,152 57 505,103 58 505,563 59 505,104 60	RESISTOR 1K 1/4W 2% CARBON RESISTOR 1K5 1/4W 2% CARBON RESISTOR 10K 1/4W 2% CARBON RESISTOR 56K 1/4W 2% CARBON RESISTOR 100K 1/4W 2% CARBON	1 R48 1 R47 4 834,35,45,51 4 859,60,62,63 4 838,39,40,41
61 631,010 62 631M015/022	CAPACITOR 10pF PLATE CERAMIC CAPACITOR 15722pF PLATE CERAMIC	1 C12 1 C51,S.O.I. ON BATCH BASIS
63 631,033 64 631,039	CAPACITOR 33pF PLATE CERAMIC CAPACITOR 39pF PLATE CERAMIC	2 C37,42 1 C56

6	55 56 57 58	631,047 631,100 631,150	CAPACITOR 47pF PLATE CERAMIC CAPACITOR 100pF PLATE CERAMIC CAPACITOR 150pF PLATE CERAMIC	1 2 1	C50 C53,55 C49
<pre>winter = 1 = 1 = 1 = 1 = 1 = 1 = 2 = 2 = 2 = 2</pre>	559 570 1273 74 577 778 90 123 333 567 789 90 90 90 90 90 90 90 90 90 90 90 90 90	631,220 631,270 630,039 630,082 632,047 633,047 629,001 629,010 650,333 680,001 628,470 628,470 628,470 628,470 634,002 651,224 613,100 635,047 610,010 635,100 610,047 621,470 651,204/224	CAPACITOR 150pF PLATE CERAMIC CAPACITOR 270pF PLATE CERAMIC CAPACITOR 270pF PLATE CERAMIC CAPACITOR 390pF PLATE CERAMIC CAPACITOR 470pF PLATE CERAMIC CAPACITOR 470pF PLATE CERAMIC CAPACITOR 1nF PLATE CERAMIC CAPACITOR 1nF PLATE CERAMIC CAPACITOR 407F PLATE CERAMIC CAPACITOR 407F PLATE CERAMIC CAPACITOR 407F PLATE CERAMIC CAPACITOR 10nF PLATE CERAMIC CAPACITOR 10nF PLATE CERAMIC CAPACITOR 10nF PLATE CERAMIC CAPACITOR 10nF DISC CERAMIC CAPACITOR 100nF DISC CERAMIC CAPACITOR 2000F	1 1 1 2 2 1 1 1 6 2 4 C 1 1 7 6 1 5 2 1 1 2 2 3 1	C41 C48 C52 C52 C58 C13,35 C58 C13,36 C10,23, C10,23, C10,23, C20 C20 C20 C20 C28,60 C28,60 C28,60 C28,60 C28,64 C18,30, C5,9 C36,54 C14,16, C34
ç	95	699,001	TRIMMING CAPACITOR 2-22pF	1	VC1
9	96 97 98	860,005	CHOKE 33 uH	1	L1
	L00 L01 L02	820,160 820,177	CRYSTAL 16 MHz CRYSTAL 17,7345 MHz	1 1	X1 X2
	L03 L04 L05	794,002 794,148	DIODE IN 4002 DIODE IN 4148	3 12	D16,1 D1,2, 13-15
1	L09	810,001	RELAY 5V	1	RL1
110 111 112 113 114	L11 L12 L13 L14	780,239 780,309 783,906	TRANSISTOR BC 239 TRANSISTOR BC309 TRANSISTOR 2N3906	8 2 1	Q1-6, Q7,8 Q10
	L15 L16 L17	800,114 800,120	I.C. SOCKET D.I.L. 14 PIN I.C. SOCKET D.I.L. 20 PIN I.C. SOCKET D.I.L. 28 PIN	4 1	55,94 IC14
	119	800,128	I.C. SOCKET D.I.L. 28 PIN	11	IC6,7
	L20 L21 L22 L23 L24 L25 L26 L27 L28 L26 L27 L28 L26 L27 L28 L33 L33 L33 L33 L33 L33 L33 L33 L33 L3	800, 140 740, 038 741, 000 742, 000 742, 002 741, 004 742, 010 742, 020 742, 032 742, 032 742, 032 742, 051 741, 074 742, 074 742, 086 742, 138 741, 139 742, 163 742, 244 742, 245 742, 259 742, 273	I.C. SOCKET D.I.L. 28 PIN I.C. SOCKET D.I.L. 40 PIN INTEGRATED CIRCUIT 7438 INTEGRATED CIRCUIT 74500 INTEGRATED CIRCUIT 74LS00 INTEGRATED CIRCUIT 74LS02 INTEGRATED CIRCUIT 74LS04 INTEGRATED CIRCUIT 74LS10 INTEGRATED CIRCUIT 74LS20 INTEGRATED CIRCUIT 74LS20 INTEGRATED CIRCUIT 74LS30 INTEGRATED CIRCUIT 74LS32 INTEGRATED CIRCUIT 74LS31 INTEGRATED CIRCUIT 74LS31 INTEGRATED CIRCUIT 74LS38 INTEGRATED CIRCUIT 74LS38 INTEGRATED CIRCUIT 74LS38 INTEGRATED CIRCUIT 74LS39 INTEGRATED CIRCUIT 74LS139 INTEGRATED CIRCUIT 74LS163 INTEGRATED CIRCUIT 74LS244 INTEGRATED CIRCUIT 74LS245 INTEGRATED CIRCUIT 74LS259 INTEGRATED CIRCUIT 74LS259 INTEGRATED CIRCUIT 74LS23	531411221211153112223211	IC6,7 89,98 IC27, IC27, IC27, IC21, IC21, IC21, IC21, IC21, IC21, IC21, IC21, IC21, IC23, IC23, IC22,23 IC28 IC28 IC28 IC28, IC28, IC28, IC28, IC29, IC28, IC28, IC29, IC29, IC28, IC29, I
	L39 L40 L41 L42	742,244 742,245 742,259 742,273	INTEGRATED CIRCUIT 74LS244 INTEGRATED CIRCUIT 74LS245 INTEGRATED CIRCUIT 74LS259 INTEGRATED CIRCUIT 74LS273	3 2 1 1	I

T	049
11122111624 16152112142231	C43 C41 C48 C52 C31, 35 C43, 46 C58 C13 C1, 3, 7, 11, 17, 29 C32, 33 C10, 23, 40, 45 C25 C20 C6, 8, 15, 21, 24 C38, 39 C59 C27 C28, 60 C2 C18, 30, 47, 57 C5, 9 C36, 54 C14, 16, 26 C34 VC1
1	VC1
1	L1
1 1	X1 X2
3 12	D16,17,18 D1,2,6,7,8, 13-15,19-22
1	RL1
8 2 1	Q1-6,9,11 Q7,8 Q10
4 1	55,94,95,93 IC14
11	IC6,7,51,52,73,
5	89,98,99,100,101 ICI-3,69 78
5 3 1	IC27,79,80 IC40
4	IC21,49,50,77 IC41
2	IC33,37
1	IC25
1	IC29
1	IC46 IC30, 31, 34, 44, 97
4112212111531122321	IC14 IC6,7,51,52,73, 89,98,99,100,101 IC1-3,69 78 IC27,79,80 IC40 IC21,49,50,77 IC41 IC33,37 IC36,82 IC25 IC22,23 IC29 IC28 IC46 IC30,31,34,44,97 IC38,47,48 IC46 IC20,26 IC42,76 IC42,76 IC70,71,96 IC14,72 IC32 IC22 IC15
1 2	IC45 IC20,26
2	IC42,76 IC70,71,96
2	1C14,72 IC32
1	1015

	143 742,283 INTEGRATED CIRCUIT 74LS283 144 770,324 INTEGRATED CIRCUIT LM324 145 770,386 INTEGRATED CIRCUIT LM386 146 770,555 INTEGRATED CIRCUIT LM385 147 738,095/097 INTEGRATED CIRCUIT LM555
LS95/9	37 2 IC12,13 148 706,489 INTEGRATED CIRCUIT 76489 149 738,095 INTEGRATED CIRCUIT 81LS95 150 739,120 INTEGRATED CIRCUIT 88LS120 151 706,502 INTEGRATED CIRCUIT 6502A 152 706,522 INTEGRATED CIRCUIT 6522 153 706,845 INTEGRATED CIRCUIT 6845 154 706,850 INTEGRATED CIRCUIT 6850 155 733,691 INTEGRATED CIRCUIT 3691 156 705,050 INTEGRATED CIRCUIT 3630 157 201,601/647 PROCESSOR 158 201,602/648
SERIAI	PROCESSOR 1 159 707,002 INTEGRATED CIRCUIT 7002 160 704,816 INTEGRATED CIRCUIT 4816 161 201,629 INTEGRATED CIRCUIT 23128
1.60	162 201,628 INTEGRATED CIRCUIT 23128
163	164 800,004 SOCKET D.I.N. 5 WAY 165 825,000 SOCKET UM1233-E36
170	166 800,002 SOCKET D.I.N. 6 WAY 167 800,001 SOCKET D.I.N. 5 WAY DOMINO 168 800,003 SOCKET D.I.N. 7 WAY 169 800,304 SOCKET 'D' TYPE 15 WAY
170	171 800,059 PLUG 17 WAY 172 800,055 PLUG 10 WAY 173 800,050 PLUG 2 WAY 174 800,051 PLUG 3 WAY
	175 800,070 SHUNT
	176 800,054 PLUG 8 WAY 177 880,040 SLEEVING BLACK NEOPRENE 178 201,029 HEATSINK
105	179 870,420 WIRE TCW 180 800,200 FASHION TAB 181 800,006 CONNECTOR IDC 34 WAY 182 800,008 CONNECTOR IDC 26 WAY 183 800,009 CONNECTOR IDC 20 WAY 184 800,007 CONNECTOR IDC 40 WAY
185	186 742,123 INTEGRATED CIRCUIT 74LS123 187 742,132 INTEGRATED CIRCUIT 74LS132 188 742,393 INTEGRATED CIRCUIT 74LS393 189 735,159 INTEGRATED CIRCUIT 75L59 190 706,854 INTEGRATED CIRCUIT 68B54 191 754,013 INTEGRATED CIRCUIT 4013 192 754,020 INTEGRATED CIRCUIT 4020 193 708,271 INTEGRATED CIRCUIT 8271 194 70,319 INTEGRATED CIRCUIT 27128*

IC39 IC17,35 1 2 1 IC19 IC16 1 INTEGRATED CIRCUIT 81 1 IC18 4 IC8-11 IC8-11 IC74 IC1 IC3,69 IC2 IC4 IC75 IC5 1 2 1 1 1 1 INTEGRATED CIRCUIT IC6 INTEGRATED CIRCUIT IC7 1 IC73 IC73 IC53-68 IC51 (OPERATING SYSTEM) 16 1 1 IC52 (BASIC) 1 SK7 SK1 (UHF MODULATOR) SK3 1 1 SK4 1 SK5 SK6 1 ī 1 PL13 (KEYBOARD) 1 PL14 (SERIAL ROM) 4 PL15 S21(2),39 7 S20,22,25,26, 31-33 16 S20,21(2),22,25, 26,31-33,S11(7) 2 S11 A/R FIT TO R114 1 FIT TO IC6 IF 201,601 A/R 18(N),19(E) 7 2 PL8,11 1 PL9 1 PL9 1 PL10 1 PL12 1 IC87 IC91 IC81,86 IC93 IC89 121 1 2 IC83,84 1 IC85 IC78 ĩ IC94,95 IC88 (DNFS ROM) 2 1

9.9 Glossary of abbreviations

ACKnowledge line on the printer port ACK ACIA Asynchronous Communications Interface Adaptor - serial to parallel and parallel to serial converter (6850) ADC Analogue to Digital Converter Advanced Data Link Controller - Econet control IC (68B54) ADLC Attack, Decay, Sustain, Release - defining the envelope of ADSR a sound ASCII American Standard Code for Information Interchange - binary code for representing alphanumeric characters. BASIC Beginners All-purpose Symbolic Instruction Code BBC British Broadcasting Corporation Bayonet-Neill-Concelman - the type of bayonet connector BNC used for the video output CA1/2 Control lines associated with the PA port on a VIA CAS Column Address Strobe - control line : for the dynamic RAM Refers to the area of RAM selected by the CASO line CASO CAS1 Refers to the area of RAM selected by the CAS1 line CB1/2 Control lines associated with the PB port on a VIA CP/M Control Progam for Microcomputers - Z80 based operating svstem CPU Central Processor Unit (6502) CR Capacitor Resistor network CRT Cathode Ray Tube CRTC Cathode Ray Tube Controller IC (6845) CSYNC Composite SYNChronisation pulse from the CRTC CTS Clear To Send - control input on the RS423 port CUTS An American standard for frequency shift keying - ie using two different tones to represent logic levels DIN Connectors such as the cassette socket, RGB socket etc DRAM Dvnamic RAM EPROM Erasable Programmable -Read Only Memory FIT Final Inspection Tester FDC Floppy Disc Controller (8271) IC Integrated Circuit ID IDentity - refers to the unique number of a given Econet station Insulation Displacement Connectors - parallel cable TDC connectors underneath the computer IEEE488 A parallel interface usually associated with automatically controlled test instruments I/O Input Output IRO Interrupt ReQuest - control line on the 6502 processor LΚ PCB link MAO-13 Memory Access - control lines out of the CRTC MOS Machine Operating System MPU Microprocessor Unit NMI Non-Maskable Interrupt - control line on the 6502 processor PA Port A - One of the two ports of a VIA Phase Alternation Line - coding method used for combining PAL separate colour information into a single signal Port B - The other port of a VIA PB PCB Printed Circuit Board Progressive Establishment Tester PET Header plug PL PSU Power Supply Unit Q1 etc Transistor numbers

- QWERTY These are the **upper** left keys on the keyboard ie refers to the standard keyboard layout
- RA0-2 Row Address lines from the CRTC to access the RAM
- RAM Random Access read/write Memory
- RAS Row Address Strobe Control line for the DRAM
- RC Resistor Capacitor network
- RGB Red Green Blue individual colour signals for the VDU
- ROM Read Only Memory ROMSEL ROM SELect latch
- RS423C An internationally defined convention for serial transmission of data
- RTS Ready To Send control output on RS423 port
- SK Socket
- SOT Select On Test
- SW South West
- Taw Tinned Copper Wire
- TTL Tranistor Transistor Logic a standard type of digital IC (74- series)
- UHF Ultra High Frequency- signal for input to a TV aerial socket
- ULA Uncommitted Logic Array semi-custom IC
- VDU Visual Display Unit
- VIA Versatile Interface Adaptor (6522)
- VR Variable .Resistor
- Z80 a' commonly used 8 bit microprocessor
- 1MHz 1 MegaHertz usually refers to the interface bus running at that speed
- 1MHzE Strobe to which the processor is synchronised when accessing slow devices such as 6522 VIA and 1MHz bus
- 2MHzF Strobe' to which the processor is synchronised when accessing " fast" devices such as ROM and DRAMs.

SECTION 2 BBC Microcomputer Model B +

BBC Microcomputer Model B+ Service Manual

Contents

1 -	Introduction	1
2 -	Packaging and installation	2
3 - 3.1 3.2 3.3 3.4 3.5 3.6 3.7 3.8 3.9 3.10 3.11	Specification The microcomputer Power supply Video outputs RS423 Cassette interface Analogue to digital convertor ECONET CENTRONICS compatible printer interface Audio output Environment Dimensions	3 5 5 6 6 6 6 7 7
4 -	Disassembly and assembly	8
5.4.2 5.4.3 5.5.1 5.5.2 5.6.1 5.6.2 5.6.3 5.7 5.8 5.9 5.10 5.10 5.10 5.11 5.12 5.11 5.12 5.10		10 10 11 13 13 15 16 16 16 18 19 19 21 21 21 21 21 22 23 23 23 23 23 23 23 23 23 23 23 23
6 - 6.1 6.2 6.3 6.4	Upgrading the PCB 1770 disc option 8271 disc option ECONET Speech	27 27 28 30 31
7 -	Selection links	33

8 -	Test equipment	35
9 -	Fault finding	36
9.1	Switch on	36
9.2	Power supply	39
9.3	Oscillator and divider circuitry	40
9.4	CPU	40
9.5	ROM	41
9.6	DRAMs	42
9.7	Video	42
9.8	Cassette interface and RS423	45
9.9	Keyboard	47
9.10	Disc interface	48
9.11	Printer port	51
9.12	User port	52
9.13		53
9.14	TUBE interface	54
9.15		55
9.16	ECONET	56
Append	dix	57
Connector pinouts		58
Parts list		63
Glossary		69
IC description		71
Final assembly		89
Circuit block diagram		91 93
PCB circuit diagram		
PCB layout		
Keyboard circuit diagram		97
Power supply circuit diagram		99

WARNING: THE COMPUTER MUST BE EARTHED

IMPORTANT: The wires in the mains lead for the apparatus are coloured in accordance with the following code:

Green	&	Yellow	Earth
Blue			Neutral
Brown			Live

The moulded plug must be used with the fuse and fuse carrier firmly in place. The fuse carrier is of the same basic colour (though not necessarily the same shade of that colour) as the coloured insert in the base of the plug. Different manufacturers' plugs and fuse carriers are not interchangeable. In the event of loss of the fuse carrier, the moulded plug MUST NOT be used. Either replace the moulded plug with another conventional plug wired as detailed below, or obtain a replacement fuse carrier from an authorised ACORN dealer. In the event of the fuse blowing it should be replaced, after clearing any faults, with a 3 amp fuse that is ASTA approved to BS1362.

If the socket outlet available is not suitable for the plug supplied, the plug should be cut off and the appropriate plug fitted and wired as previously noted. The moulded plug which was cut off must be disposed of as it would be a potential shock hazard if it were to be plugged in with the cut off end of the mains cord exposed.

As the colours of the wires may not correspond with the coloured markings identifying the terminals in your plug, proceed as follows:

The wire which is coloured green and yellow must be connected to the terminal in the plug which is marked by the letter E, or by the safety earth symbol \pm , or coloured either green or green and yellow.

The wire which is coloured blue must be connected to the terminal which is marked with the letter N, or coloured black.

The wire which is coloured brown must be connected to the terminal which is marked with the letter L, or coloured red.

1 Introduction

This manual is intended to provide the information required to diagnose and repair faults on the BBC Microcomputer Model B+ which was designed by ACORN Computers Ltd of Cambridge, England.

The information contained in this manual is aimed at service engineers and ACORN dealers who will be servicing the BBC Microcomputer on behalf of ACORN Computers Ltd.

2 Packaging and installation

The microcomputer is supplied in a two-part moulded polystyrene packing in a cardboard box. Supplied with the microcomputer is a User Guide, an introductory cassette package, a UHF TV lead, and a guarantee registration card. Disc and Econet versions also contain a Disc Filing System User Guide and an Econet User Guide respectively.

The mains supply for UK models is 240V AC 50Hz. The microcomputer is supplied with a moulded 13 amp square pin plug. If this plug is unsuitable then it must be cut off and thrown away. Instructions for fitting a replacement plug are given right at the front of this manual.

The microcomputer is turned on by a switch at the back of the microcomputer next to the mains lead.

Do not use the microcomputer in conditions of extreme heat, cold, humidity or dust or in places subject to vibration. Do not block ventilation under or behind the computer. Ensure that no foreign objects are inserted through any openings in the microcomputer. 3 Specification

3.1 The microcomputer

The microcomputer is contained in a rigid injection moulded thermoplastic case, and provides the following facilities.

73 key full travel QWERTY keyboard including 10 user-definable function keys. Keyboard has two key rollover and auto repeat.

Fully encased internal power supply manufactured to BS 415 Class 1.

Internal loudspeaker driven from a 4-channel sound synthesis circuit with ADSR envelope control.

A colour television signal, for connection to a normal domestic television aerial socket, is available through a phono connector. This signal is 625 line, 50Hz, interlaced, encoded PAL A and is modulated on UHF channel 36.

A BNC connector supplies a composite video output to drive a black and. white or PAL colour monitor.

6-pin DIN connector provides separate RGB and sync outputs at TTL levels. RGB are all high true, and sync is link selectable as high or low true, pulse duration 4.0 microseconds.

A standard audio cassette recorder can be used to record computer programs and data at 300 or 1200 baud using the Computer Users' Tape Standard tones. The cassette recorder is under automatic motor control and is connected to the computer via a 7-pin DIN connector.

An interrupt driven elapsed time clock (user settable). 6512A processor running at 2MHz. 64K of read/write Random Access Memory (RAM), allowing a shadow screen mode, and 12K paged RAM in any mode.

32K Read Only Memory (ROM) integrated circuit containing the Machine Operating System and a fast BASIC interpreter. The interpreter includes a 6502/6512 assembler which enables BASIC statements to be freely mixed with 6502/6512 assembly language. Code generated using the BASIC assembler can be run on a machine with a 6512 microprocessor, or a machine with a 6502 microprocessor.

Up to five 32K sideways ROMs may be plugged into the machine at any time, having the effect of ten 16K ROM slots (eleven including BASIC). These ten 16K ROM slots are paged and may include Pascal, word processing, computer aided design software, disc and ECONET and WINCHESTER filing systems or TELETEXT acquisition software.

The full-colour Teletext display of 40 characters by 25 lines, known as mode 7, has character rounding, with double height, flashing, coloured background and text plus pixel graphics - all to the Teletext standard.

The non-Teletext display nodes (modes 0 to 6) provide user-definable characters in addition to the standard upper and lower case alphanumeric font. In these modes, graphics may be mixed freely with text. The following screen modes are available:

Mode 0: 640 x 256 2-colour graphics and 80 x 32 text (20K) Mode 1: 320 x 256 4-colour graphics and 40 x 32 text (20K) Mode 2: 160 x 256 16-colour graphics and 20 x 32 text (20K) Mode 3: 80 x 25 2-colour text only (16K) Mode 4: 320 x 256 2-colour graphics and 40 x 32 text (10K) Mode 5: 160 x 256 4-colour graphics and 20 x 32 text (10K) Mode 6: 40 x 25 2-colour text only (8K) Mode 7: 40 x 25 Teletext display (1K) Mode 128: 640 x 256 2-colour graphics and 80 x 32 text (20K) Mode 129: 320 x 256 4-colour graphics and 40 x 32 text (20K) Mode 130: 160 x 256 16-colour graphics and 20 x 32 text (20K) Mode 131: 80 x 25 2-colour text only (16K) Mode 132: 320 x 256 2-colour graphics and 40 x 32 text (10K) Mode 133: 160 x 256 4-colour graphics and 20 x 32 text (10K) Mode 134: 40 x 25 2-colour text only (8K) Mode 135: 40 x 25 Teletext display (1K)

All graphics access is transparent.

Shadow mode gives 32K BASIC program RAM (less workspace) to the user in any screen mode.

The shadow screen mode offers equivalent display sizes to the standard mode 0 to 7 screens, but using an auxiliary memory area, the "shadow" RAM. In shadow display modes (nudes 128 to 135) BASIC or a user program is free to use all memory between OSHWM (PAGE) and &7FFF, plus the 12K bytes of sideways (paged) RAM.

The 12K paged RAM is available to the user in any screen mode, shadow or non-shadow.

Serial interface to RS423 standard. The new standard has been designed to be inter-operable with RS232C equipment. Baud rates are software selectable between 75 baud and 19200 baud (guaranteed up to 9600 baud)

An 8-bit input/output port with 2 control bits.

Four analogue input channels. Each channel has an input voltage range of OV to 1.8V. The conversion time for each channel is 10 milliseconds. The resolution of the ADC chip is 10 bits.

1 MHz buffered extension bus for connection to a variety of external hardware such as a TELETEXT acquisition unit, IEEE 488 interface, WINCHESTER disc drive etc.

Buffered interface for connection via the TUBE to a range of second processors.

CENTRONICS compatible printer interface.

The basic model B+ may have added to it a floppy disc interface using either an $8271 \mbox{ or } 1770 \mbox{ controller IC.}$

Also, a low cost network interface, the Acorn ECONET, may be added.

Finally, a speech upgrade is available using the 5220 speech IC to generate predefined words and sounds through the built-in speaker.

3.2 Power supply 240V AC RMS +/-10% Input voltage input frequency 47-53Hz +5V output voltage +5V DC +/-0.1V +5V output current 0.1A minimums 3.5A maximum +12V output voltage +12V DC +/-10% +12V output current 1.25A maximum -5V output voltage -5V DC +/-10% -5V output current 0,1A maximum Total output power 35W 3.3 Display outputs Modulated output (marked UHF out) Standard 625-line PAL A UHF colour television signal E36 Channel Vision carrier Nominal 591.25MHz 1.0 to 2.5mV RF output 6db bandwidth >= 8MHz RF output impedance 75 ohms Connector phono Composite video (marked video out) Output level Nominal 1V peak to peak Nominal 75 ohms Output impedance Option Chrominance information (link selectable) allows composite PAL monitors to be used BNC Connector Colour monitor (marked RGB) RGB signals TTL type levels CSYNC signal TTL type level +ve/-ve going (link selectable) Connector 6-pin DIN 3.4 RS423 Line length 1200m maximum Input impedance > 4k ohms 19200 maximum Baud rate (guaranteed up to 9600)

3.5 Cassette interface

Output impedance Less than 1k ohms Input impedance Greater than 100k ohms Output level Nominal 200mV peak to peak, 70mV RMS Dynamic input range Nominal 50mV to 5V peak to peak, -25 to +15dB 0dB = 350mV RMS Motor control By miniature relay within computer Contact rating 1A at 24V DC Baud rate 300 or 1200 baud using standard CUTS tones (1200 and 2400 Hz tones) Connector 7-pin DIN 3.6 Analogue to digital convertor Resolution 10 bit Full scale input voltage VREF VREF 1.8V typical Accuracy (with respect to VREF) full scale error 0.5% typical zero scale error 0.5% typical Non-linearity 0.1% typical Temp coefficient -6mV/degree C typical Conversion speed 10.0ms per channel typical Input impedance > 1M ohms 3.7 ECONET Line voltages 0.25V and 3V typical into 50 ohms 3.8 CENTRONICS compatible printer interface Data strobe 4us pulse 3.9 Audio output Output power 0.5W Speaker impedance 8 ohms

3.10 Environment
Air temperature
 system on 0 to 35 degrees C
 system off -20 to 70 degrees C
Humidity
 system on 85% relative humidity at 35 degrees C
Storage conditions
 air temperature -20 to 70 degrees C
humidity 95% relative humidity at 55 degrees C
3.11 Dimensions
Height 73mm (including feet)
Width 415mm
Depth 345mm

4 Disassembly and assembly

To service the BBC Microcomputer B Plus, first disconnect the power supply plug from the mains and remove all peripheral connections from the computer.

To disassemble

The lid of the microcomputer case may be removed after undoing four fixing screws, two on the rear panel and two underneath. Take care not to lose the two spire clips pushed onto the case lid, into which the rear fixing screws locate. DO NOT remove the lid with the mains power connected.

Inside the microcomputer are three main sub-assemblies: power supply unit, keyboard and the main printed circuit board.

To remove the keyboard, undo the two screws and nuts holding it to the case bottom, taking care to note the positions of the associated washers. Unplug the 17-way keyboard connector and the 2-way loudspeaker connector from the main printed circuit board, and the 10-way serial-ROM connector, if fitted.

The power supply unit is connected to the main circuit board by seven push-on connectors which may be unplugged. Three screws on the underside of, the case are undone allowing the unit to be removed. On reassembly, ensure that the same type of screw is used (M3x6mm).

The main printed circuit board can be removed after the two wires to SK2 (composite video BNC socket) have been disconnected. Undo the seven fixing screws and remove the circuit board from the case by sliding it forwards and then lifting it from the <u>rear</u>.

To reassemble

Replace the main printed circuit board by putting the front edge (with connector headers) in first and pulling it forwards as far as possible until the back edge drops in. Be careful not to trap the composite video wire to the BNC connector if this was removed. Replace the PCB fixing screws.

Reconnect the composite video and its connector.

Reconnect the power supply, being careful to route the wires neatly, and connect the wires (seven) to the push-on connectors on the PCB, being very careful to get the polarity right.

PCB connectors marked VCC must have a red wire attached(three) PCB connectors marked OV must have a black wire attached (three) The connector marked -5V has the purple wire attached (one).

Replace the keyboard and reconnect the loudspeaker to the main PCB. Be careful to reconnect the keyboard ribbon socket so that all the pins are engaged; it is easy to displace the connector one pin to right or left. Replace the 10-way serial-ROM connector if fitted. Replace the nuts and bolts holding the keyboard in place.

Make one final check that all reconnections have been made correctly, especially the power supplies which will short circuit if two are reversed.

Replace the lid and press down at the rear whilst tightening the two rear fixing screws. Finally replace the front two fixing screws.

5 Circuit description

This circuit description has been kept as simple as possible as the detailed fault finding section (section 9) should prove to be of more use for servicing. A detailed description is given of those features of the BBC Microcomputer B + which are new.

5.1 General

The microcomputer uses the 6512 CPU (IC42) which allows more accurate timing of the logic circuitry than did the 6502, see 5.2. The 6512 requires two clock signals at 'MOS' voltage levels, in all other respects it functions in the same way as the 6502.

The computer clocks are derived from a 16MHz crystal controlled oscillator circuit (X1 and half of IC26), and divider circuitry in the video processor ULA (IC53).

The 6512 accesses 31 1/4Kbytes of ROM, 3/4Kbyte of memory mapped input/output, and up to 44Kbytes of RAM. 64Kbytes of RAM are installed on the PCB, the extra 20Kbytes being used for the screen memory in shadow mode, see 3.1.

The memory mapped I/O is located in pages &FC, &FD, and &FE of the CPU address space.

There are five sideways ROM sockets installed on the PCB, each capable of taking an 8, 16, or 32Kbyte ROM or EPROM (ICs 35 44 57 62 68). When used with a 32K ROM, each sideways ROM socket is decoded as two 16K sideways ROM slots. A sixth ROM socket IC71 holds a 32Kbyte ROM which contains the operating system and BASIC. 'The number of the ROM currently in use is held in the ROM select latch (IC45).

64Kbytes of RAM are installed on the board in eight 64K by 1 bit DRAM chips, (ICs 55 56 60 61 64 65 66 67). Of this RAM, 32Kbytes are always accessible to the CPU, 12Kbytes can be paged into the sideways (paged) ROM space, and the remaining 20Kbytes are used as screen memory in shadow mode. Both CPU (IC42) and 6845 cathode ray tube controller (IC78) have access to the RAM. Each can access the RAM at full 2MHz clock speed by. interleaving the accesses on alternate phases of the 2MHz clock. The RAM is thus being accessed at 4MHz. The 6845 accesses the RAM sufficiently to perform the refresh function.

Screen display is provided through the 6845 (IC78), video processor (IC53), and various encoding circuits. Three display outputs are available:

RGB consists of CSYNC and RED GREEN BLUE at TTL voltage levels. Each colour is either on, off, or flashing, giving sixteen displayable colour effects, ie eight static colours and eight flashing colours.

VIDEO output is a summation of RGB to give a grey scale (luminance only). If link S26 is made the chrominance component (colour information) is added to the VIDEO output.

UHF output is obtained by mixing luminance, chrominance and SYNC signals, and then feeding the result to a UHF modulator.

Serial input/output is provided by the cassette port and RS423 port. Both are controlled by the 6850 asynchronous communications interface adapter (IC82) and a ULA called the serial processor (IC85).

Analogue input is fed to the four-channel 10 bit ADC chip (IC84).

A local area network facility is provided by the ECONET circuitry, centred on the 68B54 advanced data-link controller (IC81).

Two build options are available for the floppy disc circuitry. One is based on the 8271 floppy disc controller (IC15) as used on all BBC Microcomputers issues 1 to 7. The second option is based on the 1770 floppy disc controller (IC16). Some components are common to both options. The 1770 operates in either single density (FM) or double density (MFM) mode, and includes a data separator and disc speed decision logic. The 1770 controller interface is therefore simpler than the 8271 controller interface. ICs 1, 2, 3, 4, and 9 are not required with a 1770.

The CENTRONICS compatible printer interface is based on half (the A port) of a 6522 versatile interface adapter (IC10). IC5 buffers data sent to the printer.

The User Port is connected directly to the B port of the same 6522 (IC10).

The 1MHz extension bus is a fully buffered interface to the CPU, operating with lus transfer cycles. The bus appears as a 512 byte address block in the processor I/O space at pages &FC and &FD.

The TUBE interface provides buffered address and data lines for connection to a second processor. The TUBE itself is a fast parallel bidirectional FIFO and is resident in the 2nd processor unit.

The keyboard is \underline{read} through half (the A port) of a 6522 versatile interface adapter (IC20).

Sound is produced by the 76489 (IC38), a four-channel sound generator chip. Speech may be generated using an optional 5220 speech processor (IC29) and 6100 word PHROM (IC37).

5.2 CPU timing

A 16MHz crystal controlled oscillator (X1 and half of IC26) generates clock pulses which are divided by circuitry within the video processor ULA (IC53). Pins 4, 5, 6, and 7 of the video processor provide 1MHz, 2MHz, 4MHz, and 8MHz outputs respectively. 8MHz, 4MHz and 2MHz are used to generate RAS and CAS for the DRAMs, and 6MHz for the TELETEXT chip IC59. 2MHz is used to generate the main system clock, 2E. 1MHz is used directly by the TELETEXT chip, and also in conjunction with 2MHz to generate the phase shifted 1MHz system clock, 1E from IC25.

The CPU is normally clocked at 2MHz. The 6512 (IC42) requires a two phase non-overlapping clock on inputs phil (pin 3) and phi2 (pin 37), see figure 1.




Figure 1 Non-overlapping clock inputs phil and phi2

Phil and phi2 are generated by IC33, two gates of which are used to build an R-S latch. Not2M from IC26 is used to set and reset the R-S latch which toggles at 2MHz unless a third gate from IC33 blocks the not2M signal. During 2MHz operation the phi2 clock corresponds to not2M, the inverse of 2M from the video processor.

When accessing slow devices (1MHz extension bus, ADC, VIAs, 6845, ACIA, and serial processor) the clock is stretched to give a pseudo 1MHz cycle. The system 1MHz clock, E, is generated in half of IC25 from the 1MHz and 2MHz outputs of the video processor. The other half of IC 25 is used to synchronise the transition from 2MHz to 1MHz clocking. Each 1 MHz peripheral select line is connected to an input of NAND gate IC41. If any input of this NAND gate is taken to logic 0 then a 1MHz CPU cycle will occur. For 1MHz cycles phi2 is held at logic 1 until the 1E signal is synchronised. The cycle ends with both phi2 and 1E falling together.

There are two ways in which the transition from 2MHz to 1MHz takes place depending on which phase lE was on when the request was received from IC41, see figure 2.




Figure 2 2MHz to 1MHz transition

5.3 Reset circuitry

The system has two reset circuits, one is a general reset from a 555 timer (IC43)., the other is an RC network which just resets the system VIA (IC20) on power-up. This allows the software to detect the difference between a power-on reset and a BREAK key reset. The keyboard BREAK key connects via S10 (a PCB made link) to the 555 timer. The 555 generates reset pulse RS which is inverted to give the CPU notRS signal.

5.4 Address decoding and memory

Figure 3 shows the memory map.




Figure 3 Memory map

At the heart of the memory selection is the programmable array logic (PAL) chip IC36. It selects which screen RAM is in use (normal or shadow); it controls the sideways ROM select latch IC45; it selects the paged RAM.

5.4.1 ROM operation

Any ROM socket on the PCB can either hold an 8K, 16K or 32K BYTE device. 8K or 16K IC's are paged into the memory map from &8000-&9FFF or from &8000-&8FFF respectively, a 32K device provides two 16K banks of memory paged into the memory map from &8000-&8FFF. The extra address line A14 (QA from IC45) required by 32K devices is available to each ROM slot when the appropriate molex link is altered. The ROM socket IC numbers, their corresponding ROM select numbers and their corresponding link numbers are shown in figure 4.

IC No ROM Nos Link No Notes

IC35	2/3	S9	Molex	link	made	W	as	standard	for	8K/16K	use
IC44	4/5	S11	"								
IC57	6/7	S12	"								
IC62	8/9	S15	"							"	
IC68	10/11	S18	"					"			
IC71	0/1 or	S19	PCB c	uttabl	le lin	nk	mac	le E as s	tanda	ard for	32K
	14/15		(16K	operat	ing s	sys	sten	and I/O	and	16K BAS	SIC)

Figure 4 ROM socket IC numbers, ROM numbers, and device selection link numbers

As can be seen from figure 4, ROM numbers range from 0 to 15. ROMs are prioritised, the highest ROM number language and filing system will be selected after a 'hard' reset. 15 has the highest priority, 0 the lowest. So if two or more sideways ROMs are language ROMs, then the computer will start up in the language in the highest number ROM slot. Similarly for filing system ROMS.

IC35, 44, 57, 62, and 68 we shall call "user ROMs". Each user ROM socket is functionally identical and can contain language or service ROMs. IC71 we shall call the "system ROM".

The system ROM contains the operating system. The operating system is always in the memory map from &COOO-&FFFF and must always be fitted in IC71. As standard, the computer ones with a 32K ROM for IC71. It contains the operating system and the BASIC language. For this reason link S19 is hard wired East in the 32K position.

The BASIC part of the system ROM occupies one of four sideways ROM numbers. As standard, any call made to ROM 14 or 15 selects BASIC, and any call to ROM 0 or 1 is ignored. Hence BASIC occupies the highest priority ROM slot and the computer will start up in BASIC. If molex link S13 is moved from South to North then any call made to ROM 0 or 1 will select BASIC, and any call to ROM 14 or 15 will be ignored. This allows the user to select an alternative language at power-on (the language entered at start-up will be the one with the highest socket number when more than one language ROM is fitted).

Address decoding is carried out by the PAL (IC36) and this then selects either the operating system (if the address is in the range &C000-&FFFF) or the current sideways ROM (if the address is in the range &8000-&BFFF). Part of IC40 disables the ROM output drivers when an I/O address occurs (&FC00-&FEFF).

The currently selected ROM number (0-15) is held in the ROM select latch IC45. The ROM select latch is mapped into the memory at address &FE30 via the PAL IC36. When writing to this address, the four data lines D0-D3 provide the ROM number which is latched into IC45, see also 5.4.2.

When the PAL decodes an address from &8000-&BFFF, IC36 pin 18 goes low and enables IC46. IC46 is a three line to eight line decoder which selects the particular IC socket allocated to the ROM number, in IC45. The least significant bit held in IC45 is fed to the relevant ROM socket only if the link for that socket is made E for a 32K device. The correct half of the 32K device is then selected to be placed in the memory map.

5.4.2 Paged RAM operation

The 12K paged RAM is selected with a ROM number between 128 and 255 (D7 set). The top bit of the data bus D7 is available to the PAL IC36. Writing to the ROM select latch at address &FE30 as described in 5.4. 1, will save D7 in the PAL. D0-D3 are stored as normal in IC45. If D7 is set (logic 1) then the PAL selects the 12K paged RAM when the CPU address is in the range &3000 to &AFFF. If the ROM selected by D0-D3 is present then the top 4K of that ROM will also appear in the memory map, above the 12K paged RAM, from &B000-&BFFF. As ROM 0 is not allocated as standard (it is BASIC if S13 is changed), writing 128 to the ROM select latch will merely place the 12K paged RAM into the memory map and &B000-&BFFF will be vacant.

5.4.3 RAM access

There is 64K of installed RAM.

RAM access is dependent on whether the computer is in normal mode or shadow mode, and the differences are shown in Figure 5.




Figure 5 RAM access in normal and shadow modes

In normal mode the RAM can be thought of as 44K from address &0000-&AFFF. The top 12K of this RAM from address &8000-&AFFF is paged into the memory map when required in place of the bottom 12K of the sideways ROM space, see 5.4.2. The remaining 20K of RAM is set aside for the shadow screen memory, while it always exists, it is not available to the system in normal mode. The bank of 44K RAM we shall call "normal RAM". In normal mode, VDUSEL (IC36 pin 17) is always zero.

Any code executing anywhere within normal RAM in normal mode will always access normal RAM, it cannot access shadow RAM.

In shadow mode the RAM can be thought of as 44K from address &0000-&AFFF, plus a parallel bank of 20K RAM from address &3000-&7FFF which we shall call "shadow RAM". As in normal mode, the top 12K of normal RAM is paged into the memory when required. In the address range &3000-&7FFF the PAL (IC36) is able to switch between shadow RAM and normal RAM. It selects access to the shadow memory if a) shadow mode is on b) it detects a VDU driver and c) the operand address is between &3000 and &7FFF, the part of the memory map used by the screen. Otherwise it selects access to normal RAM. The machines logic is set to shadow mode when logic 1 is written to D7 at address &FE34, this causes pin 17 (VDUSEL) to go high. &FE34 is the address of a register in the PAL and when D7 is set any screen access through the VDU drivers will cause the PAL to switch in the shadow memory by making pin 12 (CPUSEL) high. In shadow node, VDUSEL is always set, and CPUSEL is low to access normal RAM and high to access shadow RAM.

When the paged RAM is selected in shadow mode, the top 4K, &A000 to &AFFF, is programmed by the PAL (IC36) to have the attributes of VDU drivers.

Any code executing between &0000-&9FFF in shadow mode will always access normal RAM.

Any code executing from sideways RAM between &A000-&AFFF will access the shadow RAM (if selected) when the operand address is between &3000-&7FFF. This special attribute is not available to any other sideways memory, ROM or RAM.

5.4.4 RAM circuitry

The 64K installed RAM is provided by eight 64K by 1 dynamic memory devices ICs 55, 56, 60, 61, 64, 65, 66, and 67. Figure 6 shows the RAM timing diagram.




Figure 6 RAM timing diagram

The RAM control circuit is designed to work with either 128 or 256 refresh cycle DRAMs, refresh being provided by the 6845 CRTC (IC78) in conjunction with two ex-OR gates of IC63 and an AND gate of IC34.

The RAM is accessed at 4MHz, the CPU and VDU each having 2MHz access.

The address multiplexers for the VDU cycle are ICs 72, 73, 74, and 75. Various combinations of the inputs of these ICs are used depending on the screen mode in use. In particular, TELETEXT mode 7, with its own character generator (IC59) is markedly different from the other seven bit-mapped modes 0-6.

The address multiplexers for the CPU cycle are ICs 50 and 51.

RAM is working (being addressed and strobed) the whole time, both during CPU and VDU phases, even when not required (except for the purpose of refresh). But data to or from the RAM is only available to the CPU, when the data buffer IC49 is enabled. This occurs when any input to the NAND gate in half of IC40 goes low, that is when Al5 is low (address between &0000-&7FFF) or if the paged RAM signal fran IC36 is low (address between &8000-&AFFF and paged RAM selected), or if the video processor (VIDPROC) is enabled (address &FE20). RAM is disabled when the VIDPROC is written to, by holding notCAS at logic 1 (see IC23).

5.5 Disc interface

There are two floppy disc interfaces which can be fitted to the PCB, based on either the 8271 floppy disc controller for FM only, or the 1770 floppy disc controller for FM and MFM.

5.5.1 8271 FDC

Two open collector buffer ICs are used to drive the disc unit. A 7416 (hex inverter, IC8) is used to invert the "true' control signals output by the controller IC15. Two gates from a 7438 (quad NAND gate, IC7) generate the two drive select signals by combining the controller's drive select lines with the load head signal (used as a motor control line).

Each data pulse from the drive triggers/retriggers a monostable pulse generator IC1. The pulse clears an R-S latch formed by two cross-coupled NAND gates (IC9), and clears the bit interval timer formed by two divide by sixteen circuits (IC2) and a NAND gate (IC9). If the bit interval exceeds the time determined by the bit interval timer then the latch will be set (DW=1). The 8271 monitors the latch (the data window) and the read data pulses to decode the serial data stream.

If the latch is reset (DW = 0) when a data pulse occurs, the 8271 interprets the bit value as logic 1; conversely if DW = 1 then the data bit is a logic 0. Logic 0 bits are encoded as 8us between RD pulses, logic is as 4us, and each bit interval is 8us.

The bit interval timer is designed to detect an interval of approx 6. $\ensuremath{\mathsf{5us.}}$

Disc speed is measured by timing the interval between index pulses, which are nominally 200ms apart. One interval timer IC4 is used for both RDY0 and RDY1. 16/13 MHz (1.2307MHz) is used to clock a binary counter (IC4). When all drives are off, the MOTOR signal will be high (off). Motor off forces both stages of IC3 to predefined states, IC3 pin 13 is high and IC3 pin 2 (notRDY) is high. A drive is turned on when MOTOR goes law. IC3 can now be clocked by index pulses and so detect the state of the digital timer IC4.

If IC4 pin 11 goes high then the interval between index pulses is greater than 213ms (2^18*812.5ns), and the disc speed is too slow. If IC4 pin 11 is still at logic 0 when an index pulse occurs then the disc speed is taken to be almost right, so that after one additional disc revolution the speed can be assumed within working limits. IC3 pin 13 is clocked low if IC4 pin 11 is low when an index pulse occurs. If IC3 pin 3 is still low at the next index pulse then IC3 pin 2 will go law, indicating that the drive is ready. Diode Dl and resistor R2 OR the MOTOR signal and the state of IC4 pin 11. The OR function means that whenever IC4 pin 11 goes high it will set IC3 pin 13, and the RDY generation sequence is returned to the beginning. Resetting IC3 by IC4 pin 11 avoids a false RDY if the drive is very slow, when IC4 pin 11 might go high then low between two index pulses.

Communication between the 8271 disc controller and the microprocessor occurs at two levels:

Commands to the disc controller are made by normal program controlled accesses to the I/O space between addresses & FE80 and & FE83.

Bytes of data transferred between the disc and the controller are processed using an NMI interrupt routine which demands immediate action from the CPU. The interrupt program code accesses the 8271 at address &FE84; this address is for DACK controlled transfers. When a DACK controlled transfer is required the 8271 generates an interrupt by setting pin 11 high (of IC15). The interrupt request is inverted by IC7, an open collector NAND gate, to become notNMI. NotNMI is a wire NUR signal which passes directly to the CPU notNMI input (IC42 pin 6) via an AND gate (IC34).

Address decoding for the disc controller is done by three ICs.

IC22 pin 8 goes low when the CPU address is greater than &FCOO, and so enables the I/O decoding logic. IC21 generates the notFDC signal which is low for address values &FE80 to &FE9F. The final decode is by IC28 which splits the notFDC space into blocks of four using the A2 address. IC28 pin 12 is low for &FE80 to &FE83 which is the notCE address for the 8271 disc controller. NotDACK is low for &FE84 to &FE87. Pin 15 of IC28 is held permanently low (link S7 West) as 8271 interface timing is controlled by not2M through the notR and notW signals (from IC27).

5.5.2 1770 FDC

The 1770 is expected to be the standard disc interface. A 1770 operates in either single density (FM) or double density (MFM) mode, and has data separator and disc speed decision logic built in. A much simpler disc interface results: ICs 1, 2, 3, 4 and 9 are not needed. No drive select logic is incorporated in a 1770 so IC17 is fitted for this function. IC17 also latches two contol signals which are used to select between FM and MFM

operation and to reset the 1770, both under program control.

The control register IC17 is a write only device which occupies the address space &FE80 to &FE83. IC23 gates the decoded address signal with notW (IC27 pin 6) to form the control register clock.

All 1770 registers are addressed in the range &FE84 to &FE87.

It can be seen that the 1770 controller and the 8271 controller address space has been swapped. This is to allow the disc system software to distinguish between the two devices.

Two interrupt signals come from a 1770, pins 27 and 28. The two interrupts are inverted and wire NORed on to the notNMI line by two parts of IC7 (quad NAND gate). Link S8 selects between the single interrupt of an 8271 and dual interrupt of a 1770. When a 1770 is fitted S8 must be made. For the 1770 option link S7 is made East, this incorporates not2M into the chip select signals and so defines the timing of data transfers between the disc controller and the CPU. Link S5 is available to allow program controlled suppression of 1770 disc controller interrupts (IC17 is not present when the 8271 is fitted). The disable function is not used at present so S5 is not fitted.

5.6 Display circuitry

Three display outputs are provided - RGB, composite video, and UHF.

5.6.1 RGB

Red, green and blue signals are produced by the video processor and are then buffered by Ql, Q2, and Q3 to be fed to the DIN socket (SK3) at TTL type levels. The fourth signal required at the RGB output is a composite SYNC (CSYNC) generated from horizontal sync and vertical sync of the 6845. CSYNC polarity can be altered using link S27. The OV and +5V power supply also appears on SK3.

5.6.2 Composite video

Composite video is a summation of the three primaries (red green and blue) to give a grey scale, mixed with negative CSYNC. The order from darkest to lightest is: black, blue, red, green, magenta, cyan, yellow, white. The grey scale is set by the resistor values 8101, 8104, and 8108. These feed Q8 which produces a 1V peak to peak signal on BNC connector SK2. The chroma component described in 5.6.3 may be added to the composite video by making link S26. The voltage ratio of chroma to luminance is defined by C48.

5.6.3 UHF

Red green and blue are summed by resistors R82, R84, and R93 and fed into Q6 to create a grey scaled luminance (or luma) signal. Diodes D12, D13, and D14 boost the luminance level for colours to compress the grey scale. Resistors R107 and R138 mix the luma and negative CSYNC respectively while 8139 and R146 trim the DC level of the "video" waveform fed to the UHF modulator. Chroma is added through C49. The modulator generates an amplitude modulated UHF signal on TV channel E36 (591.25MHz).

The chroma signal is an amplitude and phase modulated 4.4336MHz simulated sine wave which is added to the video signal. For neutral colours, white/black/grey, the chroma amplitude is zero. For other colours the phase of the chroma signal determines the colour while the chroma amplitude fixes the colour strength. The chroma phase is measured, in the TV, against a reference set by locking to the (average) colour burst. A 17,734,475Hz (+/-100Hz) oscillator is used to generate the colour subcarrier master clock. VC1 allows adjustment of the clock frequency. Two D type registers form a ring counter which generates two phase shifted 4.4336MHz signals (1C79 pins 6 and 9). All chroma signals are derived by mixing cambinations of the two master chroma signals or their inverse with a bank of ex-OR gates. For PAL (Phase Alternation by Line) the chroma signal reference phase is shifted 90 degrees on alternate lines. An exclusive-OR gate (1083) driven from half of IC69 modifies one of the ring counter outputs to cause the required phase alternation.

For NTSC operation, link S28 can be changed to give a constant reference phase (IC83 pin 13 to 0v) - R92 must be removed for NTSC, and the crystal X2 must be 4 times the colour carrier frequency of the NTSC broadcast standard (eg 14.318MHz for USA).

The chroma waveform phase and amplitude are selected by the red green and blue (RGB) signals from the video processor. RGB controls the six ex-OR gates (IC86 and IC83) to direct the required phase(s) of 4. 4336MHz to the NAND gate array (IC87 and IC90) and to enable the appropriate NAND gates. Resistors R85 to R92 mix the NAND gate outputs to form a single chroma signal, including the colour burst. R86 and R89 are used to match the DC level from the resistor mixing network for all colours, but not the colour burst. A crude low Q tuned circuit formed by Ll and C40 filters the chroma signal before it is buffered with the emitter follower Q9. R114 and R120 bias Q9 and also offer a suitable termination to the filter. Q9 then drives the signal mixing point to form the complete colour video signal used to drive the UHF modulator. The impedance of C49 (at 4.4336MHz) fixes the voltage ratio of chroma to luma in the modulator drive signal. C48 serves the same purpose, when link S26 is made, in mixing chroma into the video waveform available at SK2.

5.7 CENTRONICS compatible printer interface

The computer can drive a centronics compatible printer through IC10, a 6522 VIA. Port A of the VIA is configured as an 8-bit output port which is buffered by IC5 and fed to PL9. Printer strobe pulses are generated by a program sequence which toggles CA2 (IC10 pin 39) high-low-high. Strobe pulses are typically 4us wide.

ACK from the printer is connected to CA1 (IC10 pin 40). ACK is pulsed low for approximately 5us by the printer when it is ready for the next character/byte transfer.

5.8 User port

Port B of IC10 offers eight individually programmable input/output lines, and two programmable control lines, connecting to PL10.

5.9 1MHz extension bus

The 1MHz bus is a fully buffered interface to the CPU via PL11, which operates with lus transfer cycles. IC12 (bidirectional buffer) is enabled when either FRED or JIM is accessed (pages &FC and &FD). These two pages are decoded by IC22 and IC28, with signals notFRED and notJIM appearing on pins 4 and 5 respectively of IC28. When either notFRED or notJIM goes low, the 1MHz bus enable goes low (IC34 pin11), and takes low an input of the NAND gate IC41 thus causing a 1MHz CPU cycle.

NotFRED (IC28 pin 4) and notJIM (IC28 pin 5), along with R/notW (IC24 pin 10) and 1MHz bus enable (IC34 pin 11) are synchronised to the 1MHz system clock (1M) by latching them in IC32. This ensures that no glitches occur on the 1MHz bus interface.

5.10 TUBE interface

The TUBE interface connects to a second processor via PL12. The signals present are the eight data lines, five address lines A0 to A4, R/notW, 2E, notRS and notIRQ. The 'data lines are buffered by IC14, and the address lines, R/notW and 2E are buffered by IC13. The data buffer IC14 is enabled when a TUBE address (&FEEO-&FEFF) is decoded by IC21, this enable signal (notTUBE) being fed also to the TUBE connector, PL12.

Rll is fitted so the computer OS can detect when there is no second processor present (or powered on).

5.11 ECONET

ECONET is based around the 68B54 (IC81) advanced data link controller. IC81 performs the conversions between serial and parallel data, and generates the interrupt requests which are connected to NMI. Each byte transfer between network and CPU is requested by an NMI. Interrupts can be disabled by making pin 4 IC23 low thereby setting the D-type (half of IC69), which is achieved by a read of &FE18. Reading this address returns the station ID number which is set up on the links S23. Interrupts are enabled when pin 2 IC69 goes low (a read of &FE20) , which, when clocked by not2E, resets the D-type.

Transmit data from the 68B54 is fed to a differential line driver circuit IC91, and then through SK7 on to the twisted pair network cable. The differential drive voltages are, typically, 0.25V and 3V. A monostable (half of IC88) is used to time-out the ECONET line driver by taking pin 9 IC91 low after approximately 4.5s (longer than the time required to transmit a maximum length data packet). This is designed to prevent a single computer holding its driver on and thereby bringing the whole network down.

Receive data is decoded by a comparator circuit IC92 and fed into the 68B54. IC93, the collision detect ciruitry, is not fitted because the software protocols should prevent any collision. Before transmission, the line is sampled to see if it is in use. If it is, the transmission is held up until a certain time after the line is first free again. This time is dependent on the station ID and so will be different for every station on the line. When required collision detect may be installed by fitting components as shown on the circuit diagram, and breaking the link S29, a PCB copper link.

5.12 Cassette and RS423 ports

For both the cassette (SK5) and RS423 (SK4) interfaces, a 6850 asynchronous communications interface adaptor (ACIA) IC82 is used to buffer and serialise or deserialise the data. The serial processor IC85 contains two programmable baud rate generators, a cassette data/clock separator, switching to select

either RS423 or cassette operations, and also a circuit to synthesise a sinewave to be fed out to the cassette recorder.

Note that the receive bit rate for cassette operations is derived from the FSK signal not from the serial processor control register bits used when RS423 operation is selected.

IC18 divides the 16MHz clock signal by 13 (1.23 MHz) and this signal is divided further within the serial processor to produce the synthesised 2400/1200Hz cassette record signal, and the bit rate clocks. Automatic motor control of an audio cassette recorder is achieved by using a small relay driven by transistor Q7 from the serial processor. R66 and C30 provide the necessary timing elements for delay between receiving the high tone run-in signal and asserting the data carrier detect signal to the 6850.

The signal caning from the cassette recorder is buffered, filtered and shaped by three stages of the LM324 amplifier IC89.

The RS423 data in and data out signals and the request to send output RTS and clear to send input CTS signals are interfaced by ICs 94 and 95 which translate between TTL and standard RS423 signal levels +5V and -5V.

RS423 signals are compatible with the RS232 signals common in computer related equipment.

Selection of the cassette or RS423 for input and output is by bit 6 of the serial processor control register, bit 7 is for cassette motor control. Bits 0 to 2 control the transmit bit rate, while bits 3 to 5 set the RS423 receive bit rate.

5.13 Analogue to digital convertor

The A to D circuit is based on a uPD7002 IC84, which can accept upto four analogue inputs, from SK6. The voltage reference is set by three silicon diodes, D9, D10, and D11, which gives a typical full scale voltage of 1.8V. When a conversion is complete, the CPU is interrupted via CB1 of the 6522 (IC20 pin 18) which generates an IRQ (IC20 pin 21)

5.14 Audio circuitry

IC38 is a four-channel sound generator which can be programmed to vary the frequency and volume of three independent tone generators and the amplitude of a single noise generator. The sound signal is DC " restored" by mixing in a signal derived from the sound envelope. An inverting peak detector (IC47 D4 C15 etc.) derives the inverted sound envelope which is then summed with the sound signal in the ratio of 2: 1. Part of IC47 forms a virtual earth summing amplifier which mixes the sound, its envelope, the external audio input and an optional speech signal into one audio channel. The audio is then filtered through a second order low pass filter (approximately 7kHz bandwidth) and applied to the volume control (optional) before final amplification by IC77 an LM386. IC77 drives the internal keyboard mounted 8 ohm speaker via PL15. Plug S20 allows fitting of a remote volume control, when no volume control is fitted a shunt is required on S20 (south) to enable the audio.

The audio output of the optional speech system is filtered by an operational amplifier second order filter (cut-off frequency of 7kHz) before mixing in with the other audio signals. Speech is generated by an optional TMS5220 with TMS6100 (or equivalent) vocabulary "PHROM".

5.15 Keyboard

The keyboard circuit is given in figure 9.6 of the Appendix. The keyboard connects to the main PCB via PL13.

A 1MHz clock signal 1E is fed to a 74LS163 (IC1 on keyboard) binary counter, the outputs of which are decoded by a 7445 (IC3 on keyboard) decoder driver circuit. These outputs drive the rows of the keyboard matrix, each row being driven in turn. If any key is depressed, an 8 input NAND (IC4 on keyboard) will produce an output when that row is strobed and this will interrupt the CPU through line CA2, pin 39 of IC20 on the main computer board. The interrupt tells the computer to enter the key reading software. In order to discover which key was pressed, the CPU loads directly into the 74LS163 (IC1 on keyboard) the address of a key matrix row, allowing it to interrogate each row in turn. Also, the CPU drives the 74LS251 data selector (IC2 on keyboard) with the 'column address' of a single key on the selected row. In this way, the processor can interrogate each individual key in turn until it discovers which one was depressed and caused the interrupt. Once read, the keyboard assumes its free running mode.

6 Upgrading the PCB

The following section gives instructions for adding extra hardware to upgrade the PCB for disc, ECONET, and speech. Dealers and service centres performing these upgrades must also conform to upgrade procedures and requirements as notified by their supplier, and should refer to any available information updates for latest details.

In the following section, items marked * may already be fitted to the board. All ICs are inserted with their pin 1 facing the back of the computer. $6.1 \ 1770 \ \text{disc}$ option FM or MFM 5 1/4 inch floppy disc interface.

i) The following parts are required:

IC7	7438 (m	ust	not	be	74LS	38)
IC8	7416 or	74	06			
IC16	5 1770					
IC17	7 74LS174					
*R1	150R					
*R5	150R					
*R6	150R					
*R7	150R					
*R8	150R					
*R14	3k3					
The	appropriate	e fi	ling	sy	stem	ROM

ii) Insert the ICs listed above into the sockets which should be provided on the main circuit board. If any sockets are missing then solder in the correct DIL socket for that IC. Note: IC16 uses two 14-

iii) Except on early boards, the resistors listed above will already be in position on the PCB. Check each one, and solder in any which are missing.

iv) Insert the filing system ROM into a vacant sideways ROM socket (IC 35, 44, 57, 62, or 68).

v) Make link S7 East with a shunt (probably already in this position), or tinned copper wire if molex pins not fitted.

vi) Make link S8 with a shunt (probably already in this position), or tinned copper wire if molex pins not fitted.

vii) Test using a PORT tester.

pin SIL sockets.

Note: the 1770 disc upgrade is usually carried out without soldering.

i) The following parts are required: IC1 74LS123 IC2 74LS393 IC3 4013B IC4 4521B 7438 (must not be 74LS38) IC7 7416 or 7406 IC8 IC15 8271 *R1 150R *R2 10k *R3 k *R5 150R *R6 150R 150R *R7 *R8 150R *R9 3k3 *R10 3k3 *R14 3k3 1n plate ceramic 2% *C1 *D1 IN4148

*16K ROM (DNFS)

6.2 8271 disc option

ii) Insert the ICs listed above into the sockets which should be provided on the main circuit board. If any sockets are missing then solder in the correct DIL socket for that IC. Note: 1015 uses two 14-pin SIL sockets.

iii) Except on early boards, the resistors, capacitor arid diode listed above will already be in position on the PCB. Check each one, and solder in any which are missing.

iv) Insert the filing. system ROM (DNFS) into a vacant sideways. ROM socket (IC 35, 44, 57, 62, or 68).

v) Make link S7 West with a shunt, or tinned copper wire if molex pins not fitted.


vi) Break link S8 by removing shunt (if fitted).

vii) Test using a PORT tester.

Note: If an 8271 disc interface is being fitted as a replacement for an existing 1770 disc interface, the following items must be removed from the PCB:

IC16 1770 IC17 LS174

Link S8 must be broken.



8271 Disc interface components

6.3 ECONET

Local area network interface

Due to the complexity of this upgrade and the specialised test equipment required, it should only be carried out by ACORN Approved ECONET Service Centres, with the appropriate test equipment. Upgrade procedures and requirements, as notified by suppliers, should also be adhered to and reference should be made to any available information updates for latest details.

i) The following items, from the ECONET Hardware Upgrade Kit, are required to upgrade model B+:

QTY	DESCRIPTION	CIRCUIT REFERENCE
	RESISTOR 1K0 0.25W 5%	R63,73,148
1	RESISTOR 1K5 0.25W 5%	R147
	RESISTOR 4K7 0.25W 5%	
4	RESISTOR 10K 0.25W 2%	8140,141,142,143
1	RESISTOR 39K 0.25W 5%	R64
4	RESISTOR 100K 0.25W 2%	8106,110,125,134
1	RESISTOR 220K 0.25W 5%	R77
2	RESISTOR 1M5 0.25W 5%	R78,79
1	RESISTOR PACK 8 x 22K	RP2
1	CAPACITOR 10% 6V3 TANT	C57
1	CAPACITOR 47% 10V TANT	C37
1	CAPACITOR 2n2 CER PL 2%	C26
1	IC 68B54	IC81
1	IC 75159	IC91
1	IC 74LS123	IC88
1	IC 74LS132	IC70
1	IC 74LS244	IC80
1	IC LM319	IC92
1	SOCKET DIN 5 PIN 180 DEGREE	SK7
2	CONNECTOR 8 WAY WAFER	S23
7	SHUNT	FOR S23
2	SOCKET 14 PIN DIL	FOR IC91,92
1	SOCKET 28 PINDIL	FOR IC81 (OPTION)
1	CONNECTING LEAD ECONET	
1	Current network filing syste	em ROM (eg DNFS)

IMPORTANT NOTE: Collision detect circuitry is not included in the model B+ ECONET upgrade. It has been found, following exhaustive tests, that this feature is not required when a BBC Microcomputer is operating within an ACORN ECONET environment. However, it may be required where an ECONET machine is used with equipment which does not include the ACORN NFS software and provision is made for this circuitry to be fitted to the PCB. See below.

ii) If collision detect circuitry is to be fitted, the track link at S29 should be cut before proceeding (see below).

iii) Solder the 14 pin DIL sockets into positions IC91 and 92.

iv)Insert ICs 91 and 92 into their sockets.

v) Solder all the remaining ICs, resistors and capacitors into their correct positions on the PCB. IC81 may be socketed as an option, though this may degrade reliability.

vi) Solder the two 8 way wafer connectors into the PCB in their correct positions and then push the seven shunts onto all but the North-most pins.

vii) Solder the DIN socket into the PCB.

viii) Insert the filing system ROM (eg DNFS) into a vacant sideways ROM socket. Note that, where a B+ machine is already fitted with the 1770 Disc Interface, a DNFS ROM must be fitted in addition to the 1770 DFS ROM already installed.

ix) If collision detect circuitry is required, the additional components given below must be fitted:

QTY	DESCRIPTION	CIRCUIT REFERENCE
1	RESISTOR 1K0 0.25W 5%	R68
4	RESISTOR 56K 0.25W 2%	895,96,98,99
1	RESISTOR 1M5 0.25W 5%	R97
1	CAPACITOR 10nF CER PLT	C28
1	IC LM319	IC93
2	SOCKET 14 PIN DIL	FOR IC93

In addition, the track link at S29 should be cut.

 $\boldsymbol{x})$ In order to complete the ECONET upgrade, the machine must be tested using the approved ACORN ECONET test kit.

6.4 Speech

Speech synthesiser, word PHROM, and serial ROM socket

i) The following parts are required:

IC29 5220

IC37 6100 PHROM

15-way single sided edgecard socket (2 off)

10-way right angle wafer plug

10-way connecting <u>lead</u> with sockets fitted

100n disc ceramic capacitor (2 off)

ROM socket cover

ii) Add components other than ICs listed above to keyboard assembly as shown in figure 7.




Figure 7 Keyboard assembly

iii) Plug the other end of the ribbon cable into PL14 on the PCB.

iv) Test for continuity between the following points for each edge connector in turn:

Edge connector pin number 6 7 8 9 10 11 12 13 14 15 IC37 pin number 1 3 4 5 6 7 10 11 13 14

Note: on the edge connector pin 1 is nearest the loudspeaker, thus the polarising key is pin 3, and pins 4 and 5 are empty.

Also check that there are no short circuits between any of the edge connector pins.

v) Insert IC29 and IC37 into their sockets on the PCB.

vi) Turn the computer on and type:

REPEAT SOUND-1, GET, 0, 0:UNTIL0

and press the RETURN key. Any key now pressed should cause the system to utter a word or sound.

vii) Adjust VR1 until the speech is at the correct pitch. This can be measured by connecting a frequency meter to pin 3 IC29. Adjust VR1 until the meter reads 160 kHz +/-100 Hz.

viii) Remove the perforated section from the left of the case lid, fit the ROM socket cover, and reassemble the machine.

ix) Test using a PORT tester.

7 Selection links

This section describes the function of each of the links on the PCB, the type of link, and its position as standard. S1 PCB track, made West: West for 5 1/4" disc drive, East for 8". S2 PCB track, made North: North for 5 1/4" disc drive, South for 8". S3 PCB track, made South: South for 5 1/4" disc drive, North for 8". S4 PCB track, made South: South for 5 1/4" disc drive, North for 8". S5 wire link, not fitted: allows disc filing system to disable NMI. This feature is not supported by current disc software. S6 PCB track, made South: South for 5 1/4" disc drive, North for 8". S7 plug, made East: East for 1770 floppy disc controller, West for 8271. S8 plug, fitted: fitted for 1770 floppy disc controller, removed for 8271. S9 plug, made West: West for 8K/16K ROM/EPROM in IC35, East for 32K ROM/EPROM in IC35. S10 PCB track, made East: East enables keyboard BREAK key, West forces permanent reset, broken (neither East nor West) disables BREAK key. S11 plug, made West: West for 8K/16K ROM/EPROM in IC44, East for 32K ROM/EPROM in IC44. S12 plug, made West: West for 8K/16K ROM/EPROM in IC57, East for 32K ROM/EPROM in IC57. S13 plug, made South: South causes BASIC to take high priority ROM numbers 14/15, North causes BASIC to take low priority ROM numbers 0/1. S14 plug, made North: North gives white on black video, South gives black on white video. Beware monitor performance in the latter configuration. S15 plug, made West: West for 8K/16K ROM/EPROM in IC62, East for 32K ROM/EPROM in IC62. S16 - test link not present on issue 2 or later PCB. S17 PCB track, made North: North configures 1MHz bus audio for input, South for output. S18 plug, made West: West for 8K/16K ROM/EPROM in IC68, East for 32K ROM/EPROM in IC68.

S19 PCB track, made East: East enables BASIC part of OS/BASIC, West disables BASIC and leaves just the operating system. S20 plug, made South: South gives full volume on audio. Remove if VR2 fitted. S21 - optional audio output prior to volume control. S22 -S23 eight plugs, seven shunts: ECONET ID number set up as binary number by user. Only fitted if ECONET interface fitted. S24 wire link, not fitted: optional termination resistor for RS423. Should not be fitted for correct operation of RS423. S25 wire link, not fitted: optional termination resistor for RS423. Should not be fitted for correct operation of RS423. S26 wire link, not fitted: made adds chrominance component to composite video output. S27 plug, made South: South gives negative-going CSYNC for RGB, North gives positive-going CSYNC. S28 PCB track, made North: North for PAL video circuitry, South for NTSC. Note: for NTSC operation R92 must be cut out. The modulator may need changing for TVs which cannot receive channel 36. S29 PCB track, made: made for operating ECONET without collision detect hardware. Collisions are detected by software protocols. S30 PCB link, made: always made for 6512 CPU.

8 Test equipment

A PORT tester is available for the microcomputer. This is an uprated version of the old FIT tester. It will check the DRAMs, and all the I/O ports on the microcomputer: disc, printer, user, 1MHz bus, TUBE, UHF, video, RGB, RS423, cassette, A to D, and ECONET. To use this tester, the microcomputer must at least have the CPU running and the MOS/BASIC ROM working and same of the RAM working.

Full operating instructions are supplied with the equipment.

9 Fault finding

This section goes step by step through fault finding in each section of hardware. It should be studied in conjunction with the circuit diagram and block diagram in the Appendix.

If any part of the machine is suspected of being faulty, the following points should always be checked first:

1 no loose connectors and broken cables

2 no broken or shorting tracks

3 ICs plugged into their sockets correctly

4 power supply working and reaching the components concerned

5 all digital signals are at clean TTL logic levels (greater than 2.4V for 1, less than .5V for 0). On timed signals this must be true for the period 150ns before phi2 on read cycles and 300ns before phi2 on write cycles.

The following items of test equipment are required for fault finding:

PORT tester

10A Multimeter

logic probe

20MHz dual beam oscilloscope

TV, composite monitor, colour monitor

cassette player

disc drive

frequency counter

5 ohm 5W resistor

9.1 Switch on

Connect the suspect microcomputer to a UHF TV and an RGB monitor. Connect the mains supply and switch on both the monitors and the computer. One of the following will happen.

a) There is noise on the monitor screens (no signal from computer). There is no power-on beep sound (there may be a continuous noise), and the LEDs do not light, or light incorrectly.

Results: either power supply is dead, or there is a fault in the heart of the microcomputer.

Follow the sequence of checks shown below.

1 If there is no noise on power-up, and no LEDs light up then check the power supply (see 9.2).

2 If a PET tester is available then use it. The PET tester will work on the B+ providing the CPU is running and it can access the ROM, although it may give strange screen output, and some of the tests will fail. Please refer to the information manual supplied to dealers for details of the operation of the PET tester when used with the B+. If PET will not work at all then either the CPU isn't running or it cannot access the ROM.

3 Check HS and VS signals (pin 39 and pin 40 IC78) using an oscilloscope. HS and VS should be clean TTL voltage levels, HS pulsing every 64 us and VS pulsing every 20ms.

Results: if they are stuck or floating then carry on with the checks below. If they are working then the CPU must have programmed the 6845 and so must have gained access to the OS ROM. Check using PET (see information manual supplied to dealers). If the signals are there but are not pulsing at the correct intervals then look for a data line fault to CRTC.

4 Check that the notRS pin of the CPU (pin 40 IC42) is high when the computer is switched on. It should pulse low on power-up and when the BREAK key is pressed. If it is stuck low then look for shorts or damaged components around the 555.

5 Check that there is activity on the SYNC (pin 7 IC42) and the R/notW (pin 34 IC42) lines of the CPU. If SYNC is stuck then the CPU has stalled, and R/notW won't be working anyway. Check for address and data bus short or open circuit, or a complete failure to select the OS ROM (see 9.5).

6 Check the CPU clocks. Phil and phi2 should be as shown in figure 1 (see section 5.2). If not then check the 2M circuitry from the video processor IC53. IC33 pin 3 should be low. If not then check SYNC 1M at pin 8 IC41 which should also be low. If SYNC 1M is high then check IC25. If SYNC 1M is stuck high then find which one of the inputs to IC41 is stuck low. The 1MHz device attached to this input must be checked.

7 Check activity on the CPU address lines. If after a BREAK the activity starts and then stops, this suggests that the CPU cannot read the OS ROM. Check the OS ROM by replacing it with a known good one. Check that it is enabled and that all address lines are present. Check following BREAK that notOE pulses low at 2MHz (inverse of phi2), and notCS goes low and stays low for a time.

8 Check all clocks from video processor 8M 4M 2M 1M, see 9.3.

9 After BREAK check CRTC notCS pin pulses low (pin 25 IC78).

If all the above checks pass then the machine should do more than exhibit the symptoms stated in (a).

b) The screen synchronises (no noise) but there is only a flashing cursor in the top left corner. Results: usually caused by a keyboard fault. Check that the keyboard is connected correctly, see 9.9. c) The banner message appears, but is incorrect or incomplete. d) The correct banner message is: Acorn OS 64K <filing system> <language> > For example, with a 1770 FM disc filing system and BASIC language the correct banner message is: Acorn OS 64K 1770 DFS

BASIC

>

Results: the CPU is running and is accessing the OS. Use a PET tester if available (see information manual supplied to dealers). If the banner message is fragmented then check the CRTC address lines for shorts. If the message gives the prompt

Language?

where BASIC is fitted in the example above check S13 and also check the Pg latch. Language? cannot occur when it is a badly fitted IC since the OS and the BASIC are in the same ROM. A badly fitted OS/ROM would prevent the machine powering up.

e) The machine does a start-up beep, and the caps lock LED comes on, but there is no display, or no display on the UHF monitor.

Results: the video circuitry is faulty, see 9.7.

f) There is no fault on power-up.

Results: most I/O faults will not stop the computer and display from working. Use a PORT tester to find out which I/O circuit is faulty.

9.2 Power supply

With the power supply turned off, unplug the three black OV leads and the three red +5V leads and the single purple -5V lead from the PCB.

Connect a 5 ohm 5W resistor across one pair of red and black leads (a pair that were together on the board) and tape the other leads with insulating tape to stop them shorting. Turn on the power supply and measure the voltage across the resistor using an oscilloscope. The voltage must be in the range 4.9V to 5.1V, with a maximum noise of 50mV peak to peak. WARNING: the resistor will get hot.

Repeat the test with the other two pairs of red and black leads.

Results: if any one pair measures zero or a very low voltage then one of the leads is damaged. If all are out of spec then the power supply unit must be changed.

If the +5V lines are good, leave the resistor in place on the last pair and using the other trace on the oscilloscope measure the -5V voltage. Connect both probes to OV and superimpose the traces in the centre of the CRT. Connect one probe to +5V (across the resistor) and the other to -5V (the purple lead). The two traces should deflect in opposite directions, the -5V being between -4.75V and -5.25V.

When all the voltages are correct, switch off the power supply and reconnect the black leads to the PCB on the connectors marked OV.

Set the multimeter to a 10A DC scale and connect it between one of the connectors on the PCB marked VCC and all three red wires together. Turn on the power supply just long enough to measure the current (any length of time may heat up the PCB tracks excessively). The board should draw from 1.5 to 2.2A, depending on its upgrade state.

Repeat the test, after turning off the power supply, for each of the three +5V connectors on the PCB in turn.

Results: if the current at any one connector is zero or very low then look for a broken lead, connector, or PCB track. If all results are zero then there is either a short circuit and the power supply has cut out (likely) or the whole power network has gone open circuit (unlikely). This can be checked by measuring the +5V voltage across the board. Zero voltage means short circuit, +5V means open circuit.

Replace all the power supply leads in their correct positions, red to VCC, black to OV, and the purple lead to -5 V.

As a final check, measure the voltage across the power supply pins of a few ICs around the board and check that it is in spec.

9.3 Oscillator and divider circuitry

Using the oscilloscope, check that 8MHz, 4MHz, 2MHz, and 1MHz are available from pins 7, 6, 5, and 4 respectively of the video processor IC53.

Results: if these signals are not present then check that 16MHz is available at pin 8 IC53. If it is then replace IC53. If not then check the crystal controlled oscillator circuit formed by half of IC26 and X1.

Check that the CPU has two non-overlapping 2MHz clock inputs on pins 3 (phil) and 37 (phi2) of IC42, as shown in figure 1.

Check that LE is available at pin 6 IC25. This signal should be phase shifted in relation to 1M at pin 4 IC53 as shown in figure 8.




Figure 8 1M/1E

9.4 CPU

Test pin 40 IC42 (reset pin) and check that it is high. Press the BREAK key and make sure that pin 40 goes low for a reset and then high again on release.

-"Results: if pin 40 is stuck low then check for a short circuit on the main PCB, the keyboard, BREAK key, keyboard connectors or the resistors and capacitors of the 555 reset circuitry. If it is stuck high then check the 555 timer circuit (1C43), the keyboard ribbon cable and connectors, and the BREAK key itself.

Check that notIRQ (pin 4) and R/notW (pin 34) are wobbling. If not then test SYNC (pin 7). If SYNC is stuck either high or low then the processor is stalled.

Results: if CPU is stalled then check that ROMs are plugged in their sockets correctly. Check for address and data bus short or open circuit.

9.5 ROM

If ROM circuitry is not functioning then the CPU will not operate. Check that all ROMs are inserted with all the pins correctly in their sockets.

Use a PET tester if available (see information manual supplied to dealers). If this runs then the CPU is functioning correctly.

If the CPU cannot access the OS, 'heck that the OS ROM is enabled and that all address lines are present. Check following BREAK that notOE pulses low at 2MHz (inverse of phi2), and not CS goes low and stays low for a time. Replace the OS/BASIC ROM with a known good one. Make sure that S19 is made East.

If machine works, but sideways ROM selection is faulty, then run the following program to test the ROM select latch.

10 romsel% = &FE30
20 INPUT romnumber%
30 DIM P% 100
40 [
50 .start%
60 LDA# romnumber%
70 STA romsel%
80 RTS
90]
100 CALL start%

Run the program and type in a number between 0 and 15 (&0 and &F). Check using a logic probe or oscilloscope that the binary representation of this number appears on pins 11 (most significant), 12, 13, and 14 (least significant) of IC45.

Results: if the ROM numbers are not getting through to the ROM latch then alter line 80 of the program to

80 JMP start%

and re-run the program.

Check with an oscilloscope that notPGLD from pin 13 IC36 is wobbling. If not then check for shorted track. If notPGLD is working then replace IC45.

If ROM latch contains correct ROM number but sideways ROMs still do not work then check decoder IC46.

9.6 DRAMs Use a PORT tester to carry out a RAM check. Check that RAS and CAS (pins 4 and 15 respectively of the eight DRAM ICs) are wobbling. Results: if RAS is stalled low then the DRAM ICs may be destroyed. Check the circuitry for generating RAS and CAS (the video processor IC53 8M, 4M, and 2M, half of IC31, and various gates). Check that RAS and CAS timing is as shown in figure 6. Check that RAM data lines are wobbling. Check that the data bus buffer is being enabled, pin 19 IC49. 9.7 Video Look at the displays from the three monitors (UHF, video, and RGB) and see which of the following, (a), (b), (c), or (d) best describes them. a) None of the monitors operate. Results: there are incorrect signals coming from the video processor. Replace the video processor IC53. Run the following program and check that video processor is being selected (pin 3 IC53 is wobbling). 10 vidproc% = & FE2020 DIM P% 100 30 [40 .start% 50 STA vidproc% 60 JMP start% 70 1 80 CALL start%

b) The RGB works but the UHF doesn't. Test the UHF modulator input voltage using an oscilloscope. Set the oscilloscope to 50mV per division, 10 microseconds per division, auto trigger, and attach the probe to the wire running through the white plastic boss in the centre of the left side of the modulator.

Press the BREAK key and check that the PAL voltage waveform looks something like figure 9.




Figure 9 Black PAL voltage waveform

Type in the following: COLOUR 129 : CLS

and press RETURN.

The waveform should now look something like figure 10.




Figure 10 White PAL voltage waveform

Results: if the two waveforms are correct and the UHF monitor does not give a display then the UHF modulator is faulty and should be replaced.

If the colour burst part of the waveforms is missing then the fault lies in the chrominance circuitry, see (c).

If any other part of the waveforms is incorrect, make link S26 temporarily and test the composite video output with an oscilloscope. The waveforms should be similar to those indicated in figures 9 and 10, but of reduced amplitude (1V peak to peak).

If the composite output waveforms are good with link S26 made (including colour burst), but the UHF output does not work, then the fault lies in the UHF luminance circuitry (Q6, D12, D13, D14, C36 and associated resistors). Check that diodes D12, D13, and D14 are inserted the correct way round (the PCB is marked +).

If the video output waveforms are bad then the video luminance circuitry (Q8 and associated resistors) may be faulty, and possibly chrominance circuitry also, see (c).

A composite colour monitor can be used to test the video output with link S26 made. If the composite colour monitor works in black and white only then the chrominance circuitry is faulty, see (c).

c) RGB works; UHF works in black and white only.

Results: the chrominance circuitry is faulty. Test pin 3 of IC87 with a frequency counter. The measured frequency must be 17.7345MHz +/-400Hz, and can be adjusted using VC1. If there is no signal on pin 3 IC87 then check the oscillator circuit formed by X2, Q10 and associated components.

IC79 is a 74S74. A 74LS74 in this position can cause the circuit to fail. Check that there are signals from pins 9 and 6 of IC79 (4. 4336MHz) and also a signal from pin 9 IC69 (7.7kHz approximately).

Check that Ll has not gone open circuit and that C49 has not failed, and check $\ensuremath{\texttt{Q9}}$.

Failing all this check the logic circuit formed by ICs 83, 86, 87, and 90, and resistors R85 to R92.

d) The RGB picture is distorted.

Results: either the DIN plug is incorrectly fitted to the monitor socket, or CSYNC must be inverted by altering S27.

9.8 Cassette interface and RS423

These two interfaces are examined together because they share two major components, the UART or ACIA IC82 and the serial processor or SERPROC IC85.

If both the cassette interface and RS423 fail (shown up by the PORT tester) then it is likely that the fault is with one of the above ICs or its address decoding.

a) Cassette interface

Use a PORT tester to verify that the cassette interface is faulty.

All tests on the cassette interface must be carried out using a known working cassette recorder and tape. The commonest fault is the user's cassette recorder and the azimuth adjustment should be checked. The tape recorder's volume control should be set for an output of 300mV peak to peak.

Test pin 25 IC85 (the serial processor) and check that 16MHz/13 (812ns period) is arriving at that pin. This signal must be stable and accurate. If not, the divide by 13 circuitry formed by IC18 is faulty.

If the cassette fails to LOAD, look at the following pins while attempting to LOAD:

IC89 pin 8 should show high and low tones of equal amplitude, symetrical about OV. If there is a marked displacement then replace IC89.

IC89 pin 14 should be similar to pin 8, with maximum 50mV displacement

IC89 pin 1 should show a 1.4V peak to peak square wave with an even mark/space ratio. Reduce the volume of the cassette recorder until this is so. Maximum 50mV displacement.

Check that pins 2 and 3 of IC82 are wobbling.

Check that both IC82 and IC85 can be selected by running the following program.

```
10 acia% = &FE08
20 serproc% = &FE10
30 DIM P% 100
40 [
50 .start%
60 LDA acia%
70 LDA serproc%
80 JMP start%
90 ]
100 CALL start%
```

Monitor the two chip selects, pin 9 IC82 and pin 9 IC85. These should be wobbling. If one is faulty then check the address decoding IC21 and IC39, and the connections from pin 5 and pin 6 IC39.

If the cassette fails to SAVE, then SAVE a section of ROM and check that there is a synthesised sine-wave signal from IC85 pin 27 of around 1.8V peak to peak. If not then replace IC85. If there is then replace the LM324 IC89.

b) RS423

Use a PORT tester to verify that the RS423 is faulty.

One way of checking the operation of the RS423 is to connect the suspect microcomputer to a known working microcomputer via their RS423 ports. The connections must be made as follows

Din to Dout	pin	А	to	pin	В
Dout to Din	pin	В	to	pin	А
OV to OV	pin	С	to	pin	С
CTS to RTS	pin	D	to	pin	Е
RTS to CTS	pin	Е	to	pin	D

Once the two machines are connected, switch on the power for both, and configure the known working microcomputer to accept RS423 as input by typing

*FX2,2

This command will cause the microcomputer to accept input from both the keyboard and RS423, so keyboard commands will still work.

Now type the following BASIC program into the suspect microcomputer

10 *FX3,5 20 REPEAT 30 PRINT "U"; 40 UNTIL 0

This program configures the suspect microcomputer to give output to the RS423 and to the screen. It then prints the character "U", whose ASCII code is &55. &55 is a good number for testing the RS423 because it consists of alternating bits 01010101.

RUN the program.

If the known working microcomputer starts printing etc across the screen then the RS423 is working as a transmitter. If it works then go on to test it as a receiver.

If no output appears then test the suspect RS423 circuit as follows.

Check the Dout line either side of the driver, pins 2 and 15 of IC95. Pin 2 should be oscillating at normal TTL logic levels V/+5V. Pin 15 should be oscillating in phase with pin 2 but at RS423 logic levels - 5V/+5V. If pin 2 is active but pin 15 is not then replace the driver IC95.

Check that the SERPROC IC85 is sending the transmit clock TXCK and receiving transmit data TXD from the 6850 IC82. These signals are on pins 26 and 22 respectively of IC85. If these signals are inactive then it is likely that the SERPROC is faulty or cannot be addressed. Use the test program given in the cassette section above to check that the address decoding for the SERPROC and 6850 is working.

Now press CTRL BREAK on each microcomputer and swap the configurations, so that the good computer is the transmitter and the suspect computer is the receiver.

If "U" characters are output on to the monitor by the suspect computer then its RS423 is working as a receiver.

If no output appears then test the suspect RS423 circuit as follows.

Check the Din line either side of the receiver, pins 4 and 7 of IC94. Pin 4 should be oscillating at RS423 logic levels -5V/+5V. Pin 7 should be oscillating in phase with pin 4 but at normal TTL logic levels OV/+5V. If pin 4 is active but pin 7 is not then replace the receiver IC94.

Check that the SERPROC IC85 is sending the receive clock RXCK and receive data RXD to the 6850 IC82. These signals are on pins 26 and 22 respectively of IC85. If these signals are inactive then it is likely that the SERPROC is faulty or cannot be addressed. Use the test program given in the cassette section above to check that the address decoding for the SERPROC and 6850 is working.

The alternative way of testing RS423 without using another microcomputer is to connect RTS to CTS and Dout to Din. Then if the BASIC program above is used to transmit data its path can be followed from the data bus through the 6850, SERPROC, drivers, out through the connector and back again through the receivers, SERPROC and through RXD back to the 6850. This loop allows all the components of the RS423 circuit to be checked as above.

9.9 Keyboard

Keyboard problems either show up as a single key which won't work reliably, or a whole group of keys which refuses to operate.

The single key fault is caused by that particular switch having worn out, or the track becoming broken by excess force. Replace the key or solder the track.

For multiple key problems, the first thing to check is that the connectors are inserted correctly. It is easy to displace either connector of the keyboard ribbon cable one pin to the left or right. If the connections are good then check that one of the wires in the cable itself hasn't been broken where it is held by the connector. Replace the ribbon cable with a good one. Try replacing the whole keyboard assembly with a good one. If it still doesn't work then there is probably a fault in the computer itself. Use a PORT tester.

9.10 Disc interface

8271: check all links are in correct position for 8271 operation: S1 North (PCB LINK) S2 North (PCB LINK) S3 South (PCB LINK) S4 South (PCB LINK) S6 South (PCB LINK) S7 West S8 open circuit

Check that all ICs and passives are fitted and inserted correctly, see 8271 disc upgrade, section 6.2.

Use a PORT tester to check that the disc interface is the problem.

Check that a disc filing system ROM has been fitted eg DNFS. If the filing system is stored in an EPROM (as opposed to a mask ROM) then make sure that pin 27 is connected to 5V.

Connect a known working dual 80 track disc drive.

Turn the microcomputer on. Check that the start-up message indicates a filing system ROM is present.

Acorn OS 64K

Acorn DFS

BASIC

>

Results: If the message does not report the "Acorn DFS" then check the IC socket by fitting a known good language ROM. Check the DFS (or DNFS) Ram in another machine. If both are OK then check the 8271 (IC15) and the chip select logic, check for correct data, address, RD and WR signals at IC15. Check for 2MHz on pin 3 and for a reset pulse on pin 4 (when break key used) of IC15.

Press SHIFT and BREAK, then release BREAK while holding SHIFT down. Drive 0 should start (the LED on the front of the drive comes on).

Results: if the drive fails to come on then test that pin 38 IC15 is high (pin 10 IC8 low).

Results: if pin 10 IC8 goes low then check the connection from IC8 to PL8. If pin 10 IC8 is high then first check that a DNFS ROM is fitted and is plugged in correctly. Try fitting a good 8271. Then run the following program and check that the 8271 is being selected using an oscillosope on IC15 pin 24.

13 fdc% = &FE80
20 DIM P% 100
30 [
40 .start%
50 LDA fdc%
60 JMP start%
70]
80 CALL start%

If drive does come on with SHIFT BREAK then insert a known good 80 track disc into drive 0. Use a disc which has a number of files on it, and make sure that a write protect tab is fitted. Shut the drive door.

Try *CAT to get a catalogue of the disc. If no catalogue appears then check that S7 is fitted West. Check that notCS pulses low (pin 24 IC15). If not then check decoder IC28.

Check that after a BREAK a pulse occurs on pin 7 IC15. If not then check decoder IC28.

Check that RDY pins 5 and 32 of IC15 are low. If RDY is high then check S2, and for 2MHz at pin 3 IC15. If 2MHz is missing then link S6 is probably open circuit, if 4MHz then S6 set incorrectly. Check that index pulses are reaching IC3 pins 3 and 11. If not then either S4 is wrong or the disc drive is faulty. If index pulses are reaching IC3 but RDY is not going low then the disc may not be reaching speed. Measure the index pulse frequency. It should be 5Hz +/-3%.

Use an oscilloscope to monitor data on the signal end of R7. The data should be negative-going lus pulses with intervals of 4 or 8us between them. If not then check connections to PL8.

1770: check all links are in correct position for 1770 operation:

S3 South (PCB LINK) S4 South (PCB LINK) S5 broken S7 East S8 made

Check that all ICs and passives are fitted and inserted correctly, see 1770 disc upgrade, section 6.1.

Use a PORT tester to check that the disc interface is the problem.

Check that a disc filing system Y4 has been fitted, eg 1770 DFS or ADFS. If the filing system is stored in an EPROM, check that pin 27 of the EPROM is connected to 5V. For tests that follow we shall assume the use of the 1770 DFS, so fit this ROM if it is not already in place.

Connect a known working dual 80 track disc drive.

Turn the microcomputer on. Check that the start-up message indicates a filing system ROM is present.

Acorn OS 64K

1770 DFS

BASIC

>

Results: if the message fails to say 1770 DFS then check the ROM socket and the ROM. If the ROM works OK then check that the data, address and control signals are reaching the 1770, IC16. Check for pulses on pin 1 of IC15 after a break. If there are none, check the address decoding logic.

Press SHIFT and BREAK, then release BREAK while holding SHIFT down. Drive 0 should start (the LED on the front of the drive comes on).

Results: if drive doesn't come on then check using an oscilloscope or logic probe that MO (pin 20 IC16) is high, notMOTOR (pin 10 IC8) is law. Check that SO (pin 7 IC17) is high, notSO (pin 8 IC7) is low. If the above signals are correct then check the connection from IC7 and IC8 to connector PL8. If the above signals are wrong then try a good 1770 and check IC17. Check that IC17 is reset after a BREAK (all outputs law). Check IC17 function by poking values between 0 and 64 into location &FE80. Check that the correct bit pattern appears on the outputs.

If drive does come on with SHIFT BREAK then insert a known good 80 track disc into drive 0. Use a disc which has a number of files on it, and make sure that a write protect tab is fitted. Shut the drive door.

Try *CAT to get a catalogue of the disc. If no catalogue appears then check that S7 is fitted East. If an incorrect catalogue is obtained then check that S8 is fitted. This fault is unlikely if the disc system has worked before, but likely after an upgrade.

Check that after a BREAK a chip select (notCS) pulse occurs on pin 1 IC16. If not then check decoder IC28.

Use an oscilloscope to monitor read data (notRD) on pin 19 IC16, or the signal end of R7. The data should be negative-going pulses of period 4us or 8us. If not then check connections to PL8. Replace 1770. 9.11 Printer port

Use a PORT tester to check that the printer port is faulty.

Test the VIA (IC10) by writing values to it and testing the outputs. First configure all the data lines as outputs by writing &FF to the data direction register A (DDRA)

?&FE63=&FF

Then write &00 to the output register

?&FE61=&00

All the data lines to the printer connector PL9 should now be low, pins 3 5 7 9 11 13 15 and 17. If they are not all zero then check them at the VIA itself, pins 2 3 4 5 6 7 8 and 9 of IC10. If these are all low then the buffer 105 is faulty. Otherwise check for open circuit tracks on data lines on both the printer side and the CPU side of the VIA.

Now write &FF to the output register

?&FE61=&FF

All the data lines to the printer connector PL9 should now be high, pins 3 5 7 9 11 13 15 and 17. If they are not all 1 then check them at the VIA itself, pins 2 3 4 5 6 7 8 and 9 of IC10. If these are all high then the buffer IC5 is faulty. Otherwise check for short circuit tracks on data lines -on both the printer side and the CPU side of the VIA.

A better test is to use the binary configuration 10101010 on the outputs, and then change it to 01010101. These correspond to the values &AA and &55. This way short circuits are more likely to give the wrong value in the tests.

Connect a known good printer to the microcomputer. Check that the printer strobe output from the VIA pin 39 IC10 gives a 4us negative going pulse when the computer is instructed to print. If it does then check this pulse at pin 14 1C13. If the printer interface is working correctly then there should be regular strobe pulses until the printer buffer is full. If there is only a single pulse then check the printer ACK input pin 40 IC10. These two lines together (strobe and ACK) perform the data control handshake and, on being instructed to print, the two signals ought to alternate until the printer buffer is full. If the computer is sending a strobe pulse but no ACK is coming back from the printer then the connections to the edge connector PL9 are faulty. If the strobe pulse is not being sent then the fault is either a broken track or the VIA chip itself.

9.12 User port

Use a PORT tester to check that the user port is faulty.

Test the VIA (IC10) by writing values to it and testing the outputs. First configure all the data lines as outputs by writing &FF to the data direction register B (DDRB)

?&FE62=&FF

Then write &00 to the output register

?&FE60=&00

All the data lines to the user connector PL10 should now be low, pins 6, 8, 10, 12, 14, 16, 18 and 20. If they are not all zero then check for open circuit tracks on data lines on both the printer side and the CPU side of the VIA.

Now write &FF to the output register ?&FE60=&FF All the data lines to the user connector PL10 should now be high. If they are not all 1 then check for short circuit tracks on data lines on both the printer side and the CPU side of the VIA.

A better test is to use the binary configuration 10101010 on the outputs, and then change it to 01010101. These correspond to the values &AA and &55. This way short circuits are more likely to give the wrong value in the tests.

9.13 1MHz extension bus

Use a PORT tester. If the 1MHz extension bus is faulty then the PORT tester may show up all kinds of errors, because it is driven through the 1MHz bus.

Use the following program to exercise the FRED and JIM address decoding.

10 fred% = &FC00
20 jim% = &FD00
30 DIM P% 100
40 [
50 .start%
60 LDA# &00
70 .loop%
80 STA fred%
90 STA fred%
90 STA jim%
100 JMP loop%
110]
120 CALL start%

RUN the program and test pins 4 and 5 IC28 for the FRED and JIM signals, which should be pulsing low for lus or 1.5us (depending on the CPU's synchronisation to 1M). If not then replace IC28. If the signals are good then test them at pins 16 and 14 IC6.

Check that the ROM output enable pin 6 IC40 is high (ROM disabled) when. either FRED or JIM is low.

Check that SYNC 1M pin 8 IC41 is high when either FRED or JIM is low.

Check that the data bus buffer enable pin 19 IC12 is low (enabled) when either FRED or JIM is low.

All the above three signals come indirectly from pin 11 IC34.

Check that the data bus DO-D7 goes low both sides of the buffer at some point after the buffer is enabled (pin 19 IC12 goes low).

9.14 TUBE interface Use a PORT tester to check that the TUBE interface is faulty. Run the following test program 10 tube% = &FEE0 20 DIM P% 100 30 [40 .start% 50 LDA# &00# 60 .loop% 70 STA tube% 80 JMP loop% 90] 100 CALL start%

Test the enable pin 19 IC14 with an oscilloscope and check that the signal is wobbling. If not then check the address decoding performed by IC21 and IC22.

Check that all data lines both sides of the buffer pins 11-18 and pins 9-2 of IC14 (D0-D7) go low at some point after the enable pin 19 IC14 goes low.

Change line 50 of the program to

50 LDA# &FF

and check that all the buffered data lines go high at some point after the enable pin 19 IC14 goes low.

If these tests do not give correct results then check the data bus buffer IC14 and the PCB tracks and connections to PL12.

50 LDA# &AA

and

50 LDA# &55

can also be tried. These correspond to output bit patterns 10101010 and 01010101.

A0-A4, R/notW, and 2E can be looked for on pins 12 9 7 5 3 16 and 18 of IC13. These signals should be the same as the system signals, but delayed by 10-15ns.

9.15 Analogue to digital conversion

Use a PORT tester to verify that the ADC circuit is faulty.

Check VREF by measuring the voltage between pin 8 IC84 and ground. This voltage should be approximately 1.8V. Look for shorted or broken tracks if it is not.

Connect two known working 2-way joysticks to the D-type connector SK6 used for the ADC. Type in and RUN the following program.

```
10 VDU 23,1,0;0;0;0;
20 CLS
30 REPEAT
40 PRINT TAB(0,0); ADVAL(1); SPC(4)
50 PRINT TAB(0,2); ADVAL(2); SPC(4)
60 PRINT TAB(0,4); ADVAL(3); SPC(4)
70 PRINT TAB(0,6); ADVAL(4); SPC(4)
80 UNTIL 0
```

Move the joysticks and see if you can get numbers in the range 0 to 65520 on each of the 4 channels. (In practice it may well not be possible to get near either one or both of the end values, but a good range of numbers on each channel is sufficient to show that the converter is working.)

If this experiment does not work then check that the ADC IC can be accessed by running the following program.

10 adc% = &FEC0
20 DIM P% 100
30 [
40 .start%
50 LDA adc%
60 JMP start%
70]
80 CALL start%

Check that pin 23 IC84 is active. If not then check the address decoding and connections from pin 9 IC21.

Press CTRL BREAK and look at the signal on pin 28 IC84. This line signals the end of a conversion and should be pulsing low approximately once every 10ms. If it is, but there is still a problem with A to D conversion, then check that the EOC signal is reaching pin 18 IC20.

9.16 ECONET


ECONET can only be serviced properly by ECONET service centres, who will have the necessary test equipment to check the system thoroughly. However, there are a few simple things which can ^be checked without the test equipment.

Check that all the ECONET components are installed and have been fitted correctly, see 6.3.


Check that notNMI on the CPU pin 6 IC42 is not being held low.

If the system will not give a correct ID number then use the shunts S23 to find which track is broken or shorting.

Appendix



SK6 analogue in 15-way D-type



9

10

11

12

13

14

15


1 +5V 2 0V 3 0V 4 CH3 5 analogue ground 6 0V 7 CH1


analogue ground

light pen strobe (notLPSTB) digital switch input (I1) voltage reference (VREF) CH2 digital switch input (I0) voltage reference (VREF) CH0

SK7 ECONET 5-pin DIN

8





PL8 disc drive 34-way IDC

	33	1
		•••••••
	34	2
0V	2	(notS/SEL 8")
0V	4	(notINX 8")
0V	6	NC
0V	8	notINX 5 1/4"
0V	10	notSO
0V	12	notS1
0V	14	NC
0V	16	notMOTOR
0V	18	notDIR
0V	20	notSTEP
0V	22	notW/DATA
0V	24	notWR/EN
0V	26	notTK0
0V	28	notWR PCT
0V	30	notR/DATA
0V	32	notS/SEL 5 1/4"
0V	34	(notRDY 8")

PL9 printer 26-way IDC

	25 -						1
	•••	•	•••	•••	•••	•••	
	26-						2
STB	2	0V					
PA0	4	0V					
PA1	6	0V					
PA2	8	0V					
PA3	10	0V					
PM	12	0V					
PA5	14	0V					
PA6	16	0V					
PA7	18	0V					
ACK	20	0V					
NC	22	0V					
NC	24	0V					
NC	26	NC					

PL10 user port 20-way IDC

20 40	49 100		19				1
			••	•••	• • •	• •	•••
			20				2
1	+5V	2	CB1				
3	+5V	4	CB2				
5	0V	6	PB0				
7	0V	8	PB1				
9	0V	10	PB2				
11	0V	12	PB3				
13	0V	14	PB4				
15	0V	16	PB5				
17	0V	18	PB6				
19	0V	20	PB7				

PL11 1MHz bus 34-way IDC

		33		1
		·····	•••••	•
		34	:	2
1	0V	2	R/notW	
3	0V	4	1E	
5	0V	6	notNMI	
7	0V	8	notIRQ	
9	0V	10	notPGFC	
11	0V	12	notPGFD	
13	0V	14	notRS	
15	0V	16	audio in/out (see S17)	
17	0V	18	DO	
19	D1	20	D2	
21	D3	22	D4	
23	D5	24	D6	
25	D7	26	0V	
27	A0	28	Al	
29	A2	30	A3	
31	A4	32	A5	
33	A6	34	A7	

PL12 TUBE 40-way IDC

40-wa	Y IDC								
	39								-1
	(\ldots)	• •			• •	• • •	•	•	
	(\cdots)	•••	• • • •	••	• •	•••	•	• •	• •
	40								- 2
1	0V	2	R/notW						
3	0V	4	2E						
5	0V	6	notIRQ						
7	0V	8	notTUBE						
9	0V	10	notRS						
11	0V	12	D0						
13 15	0V 0V	14 16	D1 D2						
17	0V	18	D2 D3						
19	0V 0V	20	D3 D4						
21	0V	22	D5						
23	0V	24	D6						
25	0V	26	D7						
27	0V	28	AO						
29	0V	30	Al						
31	+5V	32	A2						
33	+5V	34	A3						
35	+5V	36	A4						
37	+5V	38	NC						
39	+5V	40	NC						
	keyboard								
_	n molex								
1	0V								
2	BREAK								
3 4	1E kowboord	nahl	-						
4 5	keyboard e SD4	IIabi	e						
6	SD4 SD5								
7	SD5 SD6								
8	SD0								
9	SD1								
10	SD2								
11	SD3								
12	SD7								
13	cassette I								
14	CA2 (to ge	enera	te In)						
15 16	+5V shift lock	משד י							
10	shift lock caps lock								
± /	capo rock	200							

Parts list NOTE: Items identified by * are normally available as spare parts please contact your supplier for details of availability. ITEM PART NO DESCRIPTION OTY REMARKS BBC Microcomputer Model B+ PCB Assembly 1 2 3 4 RESISTOR SOT 0.25W 5% 1 R76 TYP 3k3 to 6k8 5 0502,100 RESISTOR 10R 0.25W 5% 4 R58,121,122,153 6 3 0502,330 RESISTOR 33R 0.25W 5% R53-55 7 RESISTOR 68R 0.25W 5% 0502,680 6 R94,109,112,128-130 8 0502,820 RESISTOR 82R 0.25W 5% 3 R62,65,67 9 0502,101 RESISTOR 100R 0.25W 5% 6 R31,45-47,57,61 10 0502,151 RESISTOR 150R 0.25W 5% 5 R1,5-8 RESISTOR 18R 1W 10% 11 0502,180 1 R37 FERRANTI IC53 ONLY R20,21,40 12 0502,271 RESISTOR 270R 0.25W 5% 3 RESISTOR 330R 0.25W 5% 2 13 0502,331 R30,35 14 0502,471 RESISTOR 470R 0.25W 5% 4 R49,75,88,102 15 RESISTOR 680R 0.25W 5% 3 0502,681 R85,91,92 16 0502,821 RESISTOR 820R 0.25W 5% 1 R86 17 18 19 20 R3#,11,16,36,38, 21 0502,102 RESISTOR 1K 0.25W5% 16 R63,68,73,84,104, R105,107,131-133,148 22 0502,122 RESISTOR 1K2 0.25W 5% 1 R89 RESISTOR 1K5 0.25W 5% 23 0502,152 4 R82,146,147,154 24 0502,182 RESISTOR 1K8 0.25W 5% 3 R50-52 R74,80,87,101,114, 25 0502,222 RESISTOR 2K2 0.25W 5% 8 R120, 124,149 26 0502,272 RESISTOR 2K7 0.25W 5% 2 R69,138 R9#,10#,14,18,19, 27 0502,332 RESISTOR 3K3 0.25W 5% 10 R56,71,90,118,152 28 0502,392 RESISTOR 3K9 0.25W 5% 4 R93,108,139,150 RESISTOR 4K7 0.25W 5% R4,23,43,48, 29 0502,472 7 R59,60,100 30 RESISTOR 5K6 0.25W 5% 0502,562 1 R103 2 31 0502,822 RESISTOR 8K2 0.25W 5% R123,127 32 33 R2#,22,26,27,29, 0502,103 RESISTOR 10K 0.25W 5% 13 R34,42,44,81, R111,126,144,151 34 0502,123 RESISTOR 12K 0.25W 5% R116 1 35 0502,153 RESISTOR 15K 0.25W 5% 1 R115 36 0502,223 RESISTOR 22K 0.25W 5% 1 R72

Components marked # are fitted only with 8271 disc interface.

37 38 39 40 41 42 43 44 45 46 47 48 49	0502,393 0502,563 0502,623 0502,823 0502,104 0502,224 0502,224 0502,224 0502,824 0505,103 0505,563 0505,104	RESISTOR 39K 0.25W 5% 2 RESISTOR 56K 0.25W 5% 1 RESISTOR 62K 0.25W 5% 1 RESISTOR 82K 0.25W 5% 1 RESISTOR 100K 0.25W 5% 3 RESISTOR 150K 0.25W 5% 3 RESISTOR 220K 0.25W 5% 3 RESISTOR 270K 0.25W 5% 1 RESISTOR 820K 0.25W 5% 1 RESISTOR 820K 0.25W 5% 1 RESISTOR 10K 0.25W 2% 4 RESISTOR 56K 0.25W 2% 4 RESISTOR 100K 0.25W 2% 4	R64,117 R15 R33 R66 R28,41,70 R137,145 R39,77,136 R83 R135 R140-143 R95,96,98,99 R106,110,125,134
50 51 52	0502,105 0502,155	RESISTOR LAO 0.25W 5% 3 RESISTOR 1M5 0.25W 5% 3	R17,24,25 R78,79,97
53 54 55 56 57	0520,180 0581,103 0581,104	RESISTOR 18R 1W0 10% 1 POTENTIOMETER 10K 20% 1 POTENTIOMETER 100K 20% 1	R37 VR2 VR1
57 58 59 61 62 63 64 65	0590,223 0590,682	RESISTOR PACK SIL 22Kx8 1 RESISTOR PACK SIL 6K8x9 1	RP2 RP1
66	0631,010	CAPACITOR 10pF CERAMIC 1	C39
67	0631,033	CAPACITOR 33pF CERAMIC 2	C12,16
68	0631,039	CAPACITOR 39pF CERAMIC 1	C40
69	0631,047	CAPACITOR 47pF CERAMIC 3	C44,45,49
70 71	0631,068 0631,100	CAPACITOR 68pF CERAMIC 3 CAPACITOR 100pF CERAMIC 3	C4,17,18 C20,53,55
72	0051,100	CAPACITOR TOOPT CERAMIC 5	020,00,00
73	0631,150	CAPACITOR 150pF CERAMIC 1	C36
74	0631,270	CAPACITOR 270pF CERAMIC 1	C22
75	0630,039	CAPACITOR 390pF CERAMIC 1	C47
76	0630,047	CAPACITOR 470pF CERAMIC 1	C48
77 78 79	0630,082	CAPACITOR 820pF CERAMIC 2	C58,59
80	0630,100	CAPACITOR 1nOF CERAMIC 1	C1#
81 82	0630,150 0630,220	CAPACITOR 1n5F CERAMIC 1 CAPACITOR 2n2F CERAMIC 4	C11 C26,31,34,35
82 83	0630,220	CAPACITOR 2n2F CERAMIC 4 CAPACITOR 3n3F CERAMIC 1	C26,31,34,35 C8
84	0630,470	CAPACITOR 4n7F CERAMIC 5	C19,21,32,42,43
85	0629,010	CAPACITOR 10nF CERAMIC 3	C3,13,28
86	0650,333	CAPACITOR 33°F POLY 1	C29

Components marked # are fitted only with 8271 disc interface.

87	0680,002		CAPACITOR 33/47nF DECUE	64/67	A
88	0640,473		CAPACITOR 47nF CERAMIC	1	C24
89	0640,104		CAPACITOR 100nF CERAMIC	5	C5-7,9,23
90	0651,224		CAPACITOR 220nF CERAMIC		C38,41
91	,				
92	0613,100		CAPACITOR luF TANT	1	C33
93	0635,047		CAPACITOR 4u7F 16V ELEC		C30
	,		RADIAL	-	
94	0635,100		CAPACITOR 10uF 16V ELEC	3	C27,51,52
	,		RADIAL	-	
95	0621,047		CAPACITOR 4u7F 10V ELEC	1	C15
	,		AXIAL		
96	0610,010		CAPACITOR 10uF 10V TANT	1	C57
97	0621,470		CAPACITOR 47uF 10V ELEC		C25,46,50,54,56,60
	,		AXIAL		,,,,,,,
98	0610,047		CAPACITOR 47uF 10V TANT	1	C37
99	0620,100		CAPACITOR 10uF 6V3 ELEC		C14
	0020,200		AXIAL	-	
100					
101	0699,003	*	CAPACITOR TRIM 5-65pF	1	VC1
102					
103					
104	0860,005	*	CHOKE 33uH	1	L1
105					
106					
107	0820.160	*	CRYSTAL 16MHZ	1	X1
108	0820,177			1	X2
109					
110					
111	0810,001	*	RELAY 5V	1	RL1
112					
113					
114	0780,239	*	TRANSISTOR BC239	7	Q1-5,7,9
115	0780,309			2	Q6,8
116					~ / -
117	0783,906	*	TRANSISTOR 2N3906	1	010
118					N = -
119					
120	0794,148	*	DIODE 1N4148	14	D1#,D2-4,8-18
121	0794,001			3	D5-7
122					
123					
124	0740,016	*	IC 7416	1	IC8
	0740.006			1	IC8 OPTION
125	0740,038			1	IC7
126	0741,000		IC 74S00	1	IC52
127	0742,000			5	1C9#,19,27,87,90
	0741,002			1	IC33
120	0/41/002		10 / 1002	-	1000
Compone	nts marked	4 #	are fitted only with 82	71 disc	interface.

Components marked # are fitted only with 8271 disc interface:

129	0742,002	*	IC	74LS02	1	IC58
130	0741,004	*	IC	74S04	1	IC26
131	0742,004	*	IC	74LS04	1	IC24
132	0742,008	*	IC	74LS08	1	IC34
133	0742,010	*	IC	74LS10	1	IC48
134	0742,020	*	IC	74LS20	1	IC40
135	0742,030	*		74LS30	2	IC22,41
136	0742,032	*		74LS32	1	IC23
137	0741,074			74574	2	IC31,79
138	0742,074	*		74LS74	1	IC69
139		*		74LS86	3	IC63,83,86
140	0742,000			74LS109	1	IC25
				741S109 741S123	2	
141	0742,123					IC1#,88
142		*		74LS132	1	IC70
143	0742,138			74LS138	2	IC21,46
144	0742,139			74LS139	2	IC28,39
145	0742,163			74LS163	2	IC18,45
146	0742,174			74LS174	1	IC17 1770 ONLY
147	0742,244	*	IC	7415244	4	IC5,6,13,80
148	0742,245	*		7415245	3	IC12,14,49
149	0742,253	*	IC	74LS253	4	1C72-75
150	0742,257	*	IC	74LS257	2	IC50,51
151	0742,259	*	IC	74LS259	1	IC30
152	0742,273	*	IC	74LS273	1	IC54
153	0742,283	*	IC	7415283	1	IC76
154	0742,374	*	IC	7415374	2	IC11,32
155		*	IC	74LS393	1	IC2#
156	0739,120	*		DS88LS120N	1	IC94
157		*		LM319	2	IC92,93
158	0770,324			LM324	2	IC47,89
159	0770,386	*		LM386	1	IC77
160	0733,691	*		DS3691N	1	
161	0704,865	*		4164-12	8	IC95
	0/04,000			TM4164EK8-12	1	IC55,56,60,61,64-67
162	0706,511	*		6512A	1	IC96 OPTIONAL
163	0706,522	*			2	IC42
164	0706,845	*		6522	2	IC10,20
165	0706,850	*		6845		IC78
166	0707,002	*		6850	1	IC82
167	0735,159	*		uPD7002	1	IC84
168	0706,490	*		SN75159N	1	IC91
169	0708,271	*		SN76489N	1	IC38
170	0706,854	*		8271	1	IC15#
171	0753,521	*		68B54	1	IC81
172	0754,013		IC	HEF 4521B	1	IC4#
173	0705,050	*		HEF 4013B	1	IC3#
174	0201,241	*	IC	SAA 5050	1	IC59
175	0201,241	*	IC	OS/BASIC ROM	1	IC71
2.2	0201,000	*	IC	DNFS 3.0 ROM	1	IC35#

Conponents marked # are fitted only with 8271 disc interface. IC35 is also fitted for ECONET.

176 177 178	2201,113 0201,274		IC 1770 DFS ROM IC ADFS ROM	1 1	IC57 1770 ONLY IC44
179 180 181 182	0201,647 0201,648 0201,602 0770,555	*	IC V10 V2 PROC IC SERPROC IC 2C199 IC LM555	1 1 1	IC53 IC85 OPTION FOR IC85 IC43
183 184 185 186 187 188 189	0201,880 0701,770		IC PAL 16R4 IC 1770	1	IC36 IC16
190 191 192 193 194	0800,114 0800,116		IC SOCKET DIL 14P IC SOCKET DIL 16P		OPTION OPTION
195	0800,128	*	IC SOCKET DIL 28P	9	IC29,35.37,44,53, IC57,62,68,71
196 197	0800,006		CONNECTOR IDC 34 WAY	2	PL8,11
198 199 200 201	0800,007 0800,008 0800,050 0800,051	* *	CONNECTOR IDC 40 WAY CONNECTOR IDC 26 WAY PLUG 2 WAY PLUG 3 WAY	1 1 3 4	PL12 PL9 PL15,S26 S13,14,20,27
202 203 204 205	0800,052 0800,054 0800,055 0800,059	*	PLUG 5 WAY PLUG 8 WAY PLUG 10 WAY PLUG 17 WAY	3 2 1 1	SK3/A,S9,11,12,15,18 S23 PL14 PL13
206 207 208	0800,009	*	CONNECTOR IDC 20 WAY	1	PL10
208	0800,070	*	SHUNTS	16	S9,11-15,18,20, S23(7off),27
210 211	0870,420		TINNED COPPER WIRE	A/R	S7,8,16,R12,32
212 213 214	0800,200	*	FASTON TABS	7	+5V(3) 0V(3) -5V(1)
215 216	0800,004	*	SOCKET DIN 5 WAY	1	SK7
217	0800,002	*	SOCKET DIN 6 WAY	1	SK3
218	0800,001	*	SOCKET DIN 5 WAY DOMI	ENO 1	SK4
219	0800,003	*	SOCKET DIN 7 WAY	1	SK5
220 221	0800,304	*	SOCKET D TYPE 15 WAY	1	SK6

222	0825,000	*	MODULATOR UM 1233 E36 1	SK1
223				
224				
225				
226	0705,220	*	IC TMS 5220 (SPEECH) 1	IC29
227	0201,608	*	IC SPEECH PHROM V1 6100 1	IC37
228				

NOTE: SOT denotes Select On Test and therefore the value of the component will vary from machine to machine.

BBC Microcomputer Model B+ General Assembly

1	0103,001	*	KEYBOARD ISS 2	1
	,		(INC. SPEAKER)	
2	0201,233	*	CASE UPPER ISS 5	1
3	0201,232	*	CASE LOWER ISS 4	1
4	0201,098	*	REAR ACCESS LABEL ISS 6	1
5	0201,111	*	BOTTOM ACCESS LABL ISS4	1
6	0201,096	*	KEYBOARD LABEL ISS. 4	1
7	0800,600	*	BNC CONNECTOR 75R	1
8	0890,000	*	'STICK ON' FOOT	4
9	0882,988		4BA INT WASHER	2
10	0882,986		NYLON WASHER 1/D 5	5
11	0882,948		No 8 SPIRE NUT	2
12	0882,914		4BA NUT FULL	2
13	0882,712		No 4x7/16" PAN HD SUPER	2
14	0882,649		No 8x19 FL HI) POSI	4
15	0882,644		No 8x9.5 FL HD POSI	5
16	0882,343		4BA x 5/8 PAN HD POSI	2
17	0882,122		M3 x 8 PAN HD POSI	3
18	0831,105	*	P.S.U	1

Glossary

ACK	ACKnowledge line on the printer port
ACIA	Asynchronous Communications Interface Adaptor - serial to
	parallel and parallel to serial converter (6850)
ADC	Analogue to Digital Converter
ADLC	Advanced Data Link Controller - ECONET control IC (68B54)
ADSR	Attack, Decay, Sustain, Release - defining the envelope of a
	sound
ASCII	American Standard Code for Information Interchange - binary
	code for representing alphanumeric characters.
BASIC	Beginners All-purpose Symbolic Instruction Code
BBC	British Broadcasting Corporation
BNC	Bayonet-Neill-Concelman - the type of bayonet connector used
011/0	for the video output
CA1/2	Control lines associated with the PA port on a VIA
CAS	Column Address Strobe - control line for the DRAM ontrol lines associated with the PB port on a VIA
CPU	Central Processor Unit (6512)
CPU	Capacitor Resistor network
CRT	Cathode Ray Tube
CRTC	Cathode Ray Tube Controller IC (6845)
CSYNC	Composite SYNChronisation pulse train for video/TV display
CTS	Clear To Send - control input on the RS423 port
CUTS	Computer Users Tape Standard
DIN	European standard connector family used for the cassette
	socket, RGB socket etc
DRAM	Dynamic Random Access Memory
EPROM	Erasable Programmable Read Only Memory
FIT	Final Inspection Tester
FDC	Floppy Disc Controller (1770 or 8271)
IC	Integrated Circuit
ID	IDentity - refers to the unique number of a given ECONET
	station or paged ROM
IDC	Insulation Displacement Connectors - parallel cable
TEEE 400	connectors underneath the computer
IFEE488	A parallel interface usually associated with automatically controlled test instruments
I/O	Input Output
IRQ	Interrupt ReQuest - control line on the 6512 processor
MOS/OS	Machine Operating System or OS
MPU	Microprocessor Unit - same as CPU
NMI	Non-Maskable Interrupt - control line on the 6512 processor
PA	Port A - One of the two ports of a VIA
PAL	i) A feature of the British television colour system where
	colour information phase is varied on alternate lines. Hence
	Phase Alternate Line
PAL	ii) Abbreviation for a type of logic integrated circuit (IC)
	which is programmed by fusing microscopic links in the IC.
	Programmable Array Logic circuits are used to reduce the
	number of ICs needed on a circuit board
PB	Port B - The other port of a VIA
PCB	Printed Circuit Board.

PET Test device designed for use with BBC Microcomputer Model B. Will work on the B+ but with different results, see information manual supplied to dealers PHI1 CPU clock input - non-overlapping with PHI2 PHI2 CPU clock input also called 2E Header PLug PL PORT Test device for use with BBC Microcomputer Model B+ PSU Power Supply Unit Q1 etc Transistor numbers QWERTY Signifies a standard typewriter key layout Random Access read/write Memory RAM RAS Rae Address Strobe - control line for the DRAM RC Resistor Capacitor network RGB Red Green Blue - individual colour signals for the VDU ROM Read Only Memory ROMSEL ROM SELect latch RS423 An internationally defined convention for serial transmission of data Ready To Send - control output on RS423 port RTS S1-30 PCB links SK Socket TTL Tranistor Transistor Logic - a standard type of digital IC (74- series) UHF Ultra High Frequency - signal for input to a TV aerial socket ULA Uncommitted Logic Array - semi-custom IC VC Variable Capacitor VDU Visual Display Unit VIA Versatile Interface Adaptor (6522) VR Variable Resistor 1EA synchronous enable or clock for 65xx/68xx family peripheral ICs. 1E is a continuous 1MHz square wave 1M 1 MegaHertz from video processor 2E A synchronous enable or clock for 65xx/68xx family peripheral ICs. 2E may have two or three half cycles suppressed to synchronise it to 1E 2M 2 MegaHertz from video processor 4 MegaHertz from video processor 4M 8M 8 MegaHertz from video processor

IC description

IC1 74LS123 Dual monostable (one half used, 8271 FDC only)

Required only by 8271 disc interface. This monostable defines the pulse width of data pulses from the disc drive during disc read operations. Pin 9 receives negative pulses from the disc drive, the monostable triggers on falling edges and generates a negative pulse of about 0.9us on pin 12.

IC2 74LS393 Dual divide by 16 (8271 FDC only)

This IC receives an 8MHz clock. Along with a NAND gate (part of IC9) this chip forms a digital timer/monostable. It is set to about 6.5us and gives the decision point between logic 0 and logic 1 data bits from the disc drive.

IC3 4013 CMOS dual J-K flip-flop (8271 FDC only)

The two J-Ks are used to detect disc speed. When a drive is off, pin 13 is set to logic 1 by the logic 1 notMOTOR signal fed through resistor R2. Pin 2 is held at 1 by the first J-K. Q19 of IC4 (pin 11) has no effect as D1 will always be biased off. When a drive starts, notMDTOR goes low allowing the first J-K to be clocked by index pulses. If an index pulse occurs when Q19 of IC4 is at 1 then the first J-K will stay set, which means the disc is slow. If Q19 is 0 when an index pulse occurs, the J-K will reset and allow the second J-K to be clocked. The next index pulse will set the second J-K (pin 2 goes low) indicating drive ready. This state is inhibited if the disc speed is slow, as the first J-K will be immediately set and so force the second J-K to reset (pin 2 high).

IC4 4521 CMOS 24 stage binary divider (8271 FDC only)

Used as a 2 to the power 18 divider. It counts cycles of 16/13 MHz to time a period of about 213ms (2^18*812ns). The divider is reset by each index pulse, so if Q19 goes high then the disc is slow. If the disc is very slaw, such that Q19 goes law high low between index pulses, the diode D1 ensures that the J-K (IC3) remains set.

IC5 74LS244 Octal buffer

Permanently enabled buffer for the CENTRONICS campatible printer interface data lines.

IC6 74LS244 Octal buffer

Permanently enabled buffer for the 1MHz extension bus. Buffered lines are four address lines LAO to LA3, notPAGEFD, notPAGEFC, 1MHzE, and RnotW.

IC7 7438 Quad 2 input o/c NAND (either disc interface)

 o/p pin 6 is drive select 1. Gates motor control and drive select from controller circuitry to form the external drive select. Must be able to drive a 150 ohm pull-up resistor hence cannot be LS TTL.
 o/p pin 8 is drive select 0 (see above).

3) o/p pin 11 is used to buffer and invert the disc controller interrupt signal on to the wire-NOR notNMI interrupt line.
4) o/p pin 3 gates the 1770 DRQ on to the interrupt line. Used only with 1770 hence link S8 used to select 1770 (made) or 8271 (broken) option.

If IC7 is fitted and the disc controller is not, then IC7 pin 13 or pin 2 (or R14) must be pulled low to avoid notNMI being held low permanently which would stop the ECONET hardware from working.

IC8 7416 Hex o/c inverter

Converts active high signals from disc control circuitry into the active low signals required by the disc drive. Also gives increased signal drive capability.

IC9 74LS00 Quad 2 input NAND (8271 FDC only)

1) o/p pin 11 decodes the 6.5us time counted by IC2.

2) o/p pins 6 and 8 form an R-S latch. This latch generates the data window for the 8271 disc controller. When the interval between data pulses is 8us (logic 0 data) then the data window latch is set (pin 8 high) when the next data pulse is received. The data pulse always resets the latch. If the data pulse interval is 4us (logic 1 data) then the latch stays reset.

3) o/p pin 3 is used as an inverter to form the positive going index pulses needed to reset the CMOS counters used for disc speed timing.

IC10 6522 Printer/user VIA

This is a versatile interface adapter (VIA) IC. Half of it (A) provides a CENTRONICS compatible printer interface buffered via ICS. Handshaking is carried out via CA2 (strobe output buffered in IC13) and CA1 (ACK input). The (B) half is connected directly to PL10 and is called the User Port.

IC11 74LS374 Octal latch

This IC latches the low address signals AO to A7. These are used by 1MHz peripherals. The main function of the latch is to buffer the lines, but it also synchronises the lines so that changes can occur only while 1E is inactive (low). The latch is clocked by 1M, see also IC32.

IC12 74LS245 Octal bi-directional buffer

Used to buffer the 8 data lines from the data bus to the 1MHz expansion bus. Data direction is controlled by the de-glitched R/notW signal.

IC13 74LS244 Octal buffer

Used to buffer five address lines AO-A4, R/notW, and not2M for the TUBE interface. Also buffers the strobe handshake line for the CENTRONICS compatible printer interface.

IC14 74LS245 Octal bi-directional buffer

Used to buffer 8 data lines from the data bus to the TUBE interface. Is enabled only when TUBE is addressed.

IC15 8271 FM floppy disc controller (8271 FDC only)

Driven by the ACORN disc filing system software (FM - single density recording) to control 40 track or 80 track disc drives. Note the disc interface can be changed for 8 inch drive operation.

IC16 1770 FM/MFM floppy disc controller (1770 FDC only)

Driven by either the ACORN 1770 disc filing system software (for FM - single density recording) or by the ACORN advanced disc filing system software (for MFM - double density recording) to control 40 track or 80 track 5.25 inch disc drives (or any compatible alternative). The 1770 disc controller cannot be used in conjunction with 8" disc drives.

IC17 74LS174 Hex D-type (1770 FDC only)

This hex D-type latch is used for the disc control signals not generated by the 1770. Motor on/off, two drive select signals, and one side select signal are held in the latch. Also the disc format mode (single/double density) and a 1770 master reset signal are held in this latch. All these signals are under direct program control. The latch is addressed at &FE80.

IC18 74LS163 Presettable 4-bit counter

Configured as a divide by 13 to give 16MHz/13 clock for cassette and RS423 baud rate generation and disc speed detection.

IC19 74LS00 Quad 2 input NAND

 o/p pin 11 detects a count of 12 on IC18 and generates a synchronous load pulse so that LC18 divides by 13.
 o/p pin 8 is used as an inverter to generate notW for the system RAM.
 o/p pins 3 and 6 are part of the decoder that converts the 2-bit code for display RAM size (from the addressable latch IC30) to the 4bit code fed to the adder IC76.

IC20 6522 System VIA

This is a versatile interface adapter (VIA) IC. The A data lines are used for communication with the keyboard, speech system, and sound. CA1 is VSYNC from the CRTC, which interrupts the CPU every 20ms. CA2 generates an interrupt when a key is pressed. PBO-PB3 drive the addressable latch IC30. PB4 and PB5 are inputs from the joystick fire buttons. PB6 and PB7 are inputs from the speech processor. CB1 is the end of conversion signal from the analogue to digital convertor LC84. CB2 is the light pen strobe signal from pin 9 of the 15-way D-type connector (SK6) used for analogue in.

IC21 74LS138 3 to 8 line decoder

This IC is enabled for address values $\&FE^{**}$ (page FE), the Sheila L/O space. It is enabled when A8 is low and A9-A15 are high. The Sheila space is decoded into 8 blocks of 16 bytes. Each block is enabled when the corresponding decoder output is low.

LC22 74LS30 8 input NAND

Detects address values of & FC00 and greater. It forms the first stage of the I/O space address decoder logic.

LC23 74LS32 Quad 2 input OR

1) o/p pin 3 gates notW with the notFDC enable (address &FE80) to form the disc control latch clock.

o/p pin 6 gates notINTOFF/notSTATID with not2E to give a glitch-free active low preset signal for the ECONET NML control latch.
 o/p pin 8 gates the 2M clock with notVLDPROC to form CAS enable signal which can only be active (high) during CPU RAM access (phi2 high).

4) o/p pin 11 gates notDEN with the latched D6 RAM data. So "D6" received by the teletext generator chip IC59 will be forced high during display blanking.

IC24 74LS04 Hex inverter

Used for inverting various signals around the board.

IC25 74LS109 Dual J-notK flip-flop

 o/p pin 6 is a flip-flop clocked at 2M and samples the 1M signal to form the internal 1E and notlE clocks.
 o/p pin 10 is used as a state machine to process 1 MHz cycle requests. When pin 10 is high it holds phi2 high until phi2 and 1E syncronise.

LC26 74S04 Hex inverter

Three parts are used in a ring of two, plus buffer, 16 MHz oscillator. The remaining three are used where inversion is needed on time critical signals.

IC27 74LS00 Quad NAND

 o/p pin 3 is used to gate 2M with R/notW to form notR, a syncronous read enable used by the ADC and 8271 disc controller (if fitted).
 o/p pin 6 is used to gate 2M with notR/W to form notW, a syncronous write signal used by the ADC and the 8271 disc controller (if fitted).
 o/p pin 8 is used as an inverter to generate notRS, the system master reset.
 o/p pin 11 is a spare gate. Inputs are tied to +5V.

IC28 74LS139 Dual 2 to 4 line decoder

1) o/p pins 10 and 12 split the FDC address space into two parts. Uses A2 and notFDC so that o/p 10 is low for address values &FE84 to &FE87 and o/p 12 is low for &FE80 to &FE83. The o/p's repeat in blocks of 4 up to address &FE9F. When S7 is East (1770 disc controller) 2M is used to enable the device o/p's so the enable signals are effectively synchronous with phi2.

2) o/p pins 4,5 and 6 decode the I/O pages FRED JIM and SHEILA. The decoder ' uses the I/O enable from IC22 and A8 and A9 to detect the 256 byte I/O blocks.

o/p 4 is FRED &FC** o/p 5 is JIM &FD** o/p 6 is SHEILA &FE**

1C29 TMS5220 Speech synthesiser (optional)

1C30 74LS259 Octal addressable latch

This device expands the number of output bits available for system contol functions. It is driven by the operating system through the system VIA (IC20).

IC31 74S74 Dual D-type flip-flop

o/p pin 6 disables the addressable latch IC30 during a CPU access of the system VIA, to avoid VIA o/p glitches disturbing the latch (IC30) contents. The function does not need schottky speed.
 o/p pins 8 and 9 generate timing for RAS, the RAM row address clock. RAS is a delayed 4M clock, the delay being nominally 62.5ns (half period of 8M). This device is schottky to minimise device delay uncertainty.

1C32 74LS374 Octal D-type

This device is used to sychronise and de-glitch the 1MHz device control signals. By using 1M to clock the register, signal changes can only occur while LE is low (inactive).

IC33 74S02 Quad 2 input NOR

1) o/p pins 1,4 and 10 form the CPU clock generator. Outputs 4 and 10 are connected as an R-S flip-flop, which generates a non-overlapping two phase clock. Schottky is used for minimum gate delays and to allow low value pull-up resistors to be used. The pull-ups (R20 and R21) ensure the MOS logic 1 voltages needed by the 6512A CPU.

2) o/p pin 13 inverts the RAS timing signal to form notRAS, the RAM row address clock. The delayed RAS signal (RSL) is used to modify the high/low ratio of notRAS. NotRAS is held low for an extra lOns (approx) to meet the longest known Trsh spec of 120ns DRAMs. RSL controls the ROW/COLUMN address switching. The small delay between notRAS and RSL helps ensure the minimum RAM RAS address hold time is exceeded.

IC34 74LS08 Quad 2 input AND

o/p pin 3 combines the operating system enable with the BASIC language enable, so either will select the 32Kbyte ROM IC71. Logic 0 active.
 o/p pin 6 combines two "NMI" signals (notNMI and notINT) to form the complete notNMI interrupt for the CPU.
 o/p pin 8 operates with 2 EX-OR gates (IC63) to reduce the refresh address cycle time when in display mode 7.
 o/p pin 11 combines the JIM and FRED enables. This signal, active law, indicates a 1MHz bus cycle is in progress.

IC35 various 64K, 128K or 256Kbit paged ROM

A 32Kbyte device in this socket appears in sideways ROM slots 2 and 3 (link S9 East). Link S9 West allows 8 or 16Kbyte EPROMs/ROMs to be fitted. IC35 can be any ROM or EPROM with a notCE access time less than 250ns.

IC36 16R4 Programmable array logic (PAL) IC (ACORN no 0201,880)

This device generates 4 enable signals: 1) A14 and A15 are decoded to form notOS, which is low when A14 AND A15 are logic 1.

2) A14 (low) AND A15 (high) are decoded to form notPG, the current sideways ROM enable. If sideways RAM is enabled (SRAM=1) then notPG is forced high while A12 OR A13 is low.

3) [A12 (low) OR A13 (low)] AND A14 (low) AND A15 (high) are decoded. The address decoded is ANDed with the sideways RAM enable bit (SRAM) to form notPGRAM. NotPGRAM will be low (active) if sideways RAM enable (SRAM) is logic 1 and the current address is between &8000 and &AFFF. 4) notPGLD is formed by decoding notROMSEL and A2. NotPGLD is low (active) when notROMSEL is law AND A2 is low.

The PAL contains two addressable 1 bit latches (write only):

1) VDUSEL is addressed at &FE34, and latches the value of D7. VDUSEL is the hardware SHADOW mode switch. Logic 0 is normal mode, which emulates the standard model B microcomputer VDU operation.

2) SRAM is addressed at &FE30. SRAM is an extension to the ROM select latch and holds the value of D7. This bit is the sideways RAM select flag. The signal is labelled "Qh" in the PAL spec (0201,880).

The PAL monitors the state of VDUSEL to determine if a shadow display mode is active. When VDUSEL is high (shadow active), the PAL checks the address of each CPU opcode fetch. If the opcode address is in the VDU driver code space then a temporary 1-bit flag is set (in the PAL). The flag remains set until an opcode outside the VDU driver code space is read. While the flag is set, all CPU access to memory between &3000 and &7FFF is redirected to the shadow RAM. The redirection is achieved by manipulating the "A15" RAM address line. The RAM A15 address is generated by the PAL, and is the signal CPUSEL. Normally CPUSEL is the same as the CPU A15 address signal. When the flag is set, the PAL tests each CPU address and forces CPUSEL high if the address is in the range &3000 to &7FFF. So in shadow mode the CPU will access the shadow screen RAM for VDU operations and normal RAM for all other operations. VDU driver code is identified by its memory address. All code between address &C000 and &DFFF is treated as a VDU driver. Also, code in the paged RAM between &A000 and &AFFF is treated as a VDU driver (but not in paged ROM).

From the above it is apparent that any program code in the VDU code spaces must not address RAM between &3000 and &7FFF unless it intends to write to the shadow RAM (screen).

IC37 TMS6100 Speech PHROM

A serial ROM which contains the speech vocabulary data, used by 1C29.

IC38 SN76489 Sound generator.

This IC contains three sound channels and one noise channel. The sound pitch, attack, sustain, decay, and release are independently programmable from BASIC or machine code. Control is exercised through the system VIA IC20.

IC39 74LS139 Dual 2 to 4 line decoder

1) o/p pins 4,5,6 and 7. This decoder, is enabled by IC21, for I/O address values between &FE00 and &FE1F. The IC uses address lines A3 and A4 to complete the I/O address decoding for the CRTC (&FE00/1), ACIA (&FE08/9), SERPROC (&FE10) and the ECONET control signal notINTOFF/notSTATID (&FE18).

2) o/p pins 9,10,11 and 12 decode address values &FE20 to &FE3F into 2 write only blocks and 2 read only blocks (only one is used). At &FE20 (WR) is the VIDPROC. &FE20 (RD) is INTON, an ECONET control. &FE30 to &FE3F (WR) is "ROMSEL" space, see PAL IC36

1C40 74LS20 Dual 4 input NAND

1) o/p pin 6 controls the paged ROM notOE signal. All paged ROMs are disabled during CPU write cycles by this gate (R/notW i/p). ROMs are also disabled for the I/O address space (FRED, JIM and SHEILA). The not2M clock ensures ROMs can only drive the data bus during phi2 which avoids bus drive conflicts during address changes.

2) o/p pin 8 "ORs" three active low signals to form an active high RAM data request signal. A15 low OR notPGRAM low OR notVIDPROC low will enable the RAM data buffer IC49, see IC48 o/p 12.

IC41 74LS30 8 input NAND

ORs five I/O enable signals to form the active high 1MHz cycle signal SYNC 1M. This signal is used by IC25 to trigger lE and phi2 clock syncronisation. The five input signals correspond to the various I/O devices which operate with 1MHz (1E) interface timing.

IC42 6512A CPU

The 6512A is a member of the NMOS 6500 processor family. This IC is functionally similar to a 6502A, the only significant difference being the clock drive. A 6512A uses MOS level clocks (phil and phi2) and so gives more precise system timing than is possible with the 'TTL "phi in" clock of the 6502A.

THE TWO PROCESSOR TYPES ARE NOT INTERCHANGEABLE.

This microcomputer can use 2,3 or 4 MHz CPU parts (6512A/B/C)

IC43 NE555 Monostable IC

The 555 is used as a monostable for generation of the microprocessor system reset pulse. It is triggered at power-on or by the keyboard BREAK key. A logic 1 active output pulse is generated and part of IC27 inverts RS to form notRS, the CPU reset.

IC44 various 64K,128K or 256Kbit paged ROM

A 32Kbyte device in this socket appears in sideways ROM slots 4 and 5 (link Sll East). Link Sll West allows 8 or 16Kbyte EPROMs/ROMs to be fitted. This device can be any ROM or EPROM with a notCE access time less than 250ns.

IC45 74LS163 Synchronous divide by 16 counter

Used as a 4-bit latch which holds the paged ROM LD. The IC is clocked by not2E. When the latch is addressed, at &FE30, its LD enable is taken low (active) and the write data on the CPU data lines DO to D3 is latched. The load event is effectively when phi2 falls. The QA output (latched DO) is used as a pseudo address line for 32Kbyte ROMs/EPROMs and so splits these devices into two 16Kbyte pages.

IC46 74LS138 3 to 8 line decoder

This decoder is enabled by the notPG signal from the PAL (1C36). When enabled the decoder selects one of the RCM sockets, according to the code held in LC45. Each enable output is active for 2 paged ROM IDs as the decoder uses the latched values of D1 to D3. S13 is used to select the page number for the "language" half of IC71 (normally BASIC II). S13 North selects page 0/1. South selects page 14/15.

IC47 LM324 Quad operational amplifier

The four parts of this IC are used to filter and amplify the speech and sound signals before they reach the volume control.1) o/p pin 1 is the final filter stage, nominal bandwidth of 7kHz.2) o/p pin 7 is the speech audio filter stage, approximately 7kHz bandwidth.3) o/p pin 8 is the summing stage, mixes sound, speech, speech

envelope and user audio inputs into one channel. 4) o/p pin 14 extracts the sound channel envelope. The op amp inverts the sound signal and charges C15 through D4. R34 discharges C15 " slowly", so C15 holds the sound envelope voltage (inverted). When the envelope is added to the sound audio, the resulting signal is "AC", that is symmetric about OV.

IC48 74LS10 Triple 3 input NAND

1) o/p pins 6 and 8 are part of the hardware scroll wrap around logic. With parts of IC19 they decode the screen size code, CO and Cl from IC30, to drive the offset adder IC76.

2) o/p pin 12 enables the RAM data bus buffer IC49 and the RAM write signal. The logic 1 request input from IC40 pin 8 is gated with not2M to form notENM, the 0 active RAM enable signal. Not2M is used to ensure the enable is only active during the CPU phase, ie while phi2 is high. This avoids bus conflicts during phil. Also it forces the RAM to be "read only" during VDU cycles. Note the buffer is active for RAM or VLDPROC access. During a VIDPROC write the RAM is disabled by holding notCAS at logic 1 (see IC23 and IC52).

IC49 74LS245 Octal buffer

The RAM and VIDPROC data bus buffer. This IC isolates the RAM data bus from the CPU data bus to allow VDU read cycles to occur without interference from the CPU data bus, particularly during 1MHz device cycles. Another important function of the buffer is to reduce the CPU data bus loading by isolating the RAM and VIDPROC etc.

IC50 and IC51 74LS257 Quad two to one data selector

These two ICs select the RAS and CAS address signals from the CPU address lines. The CPU A15 is not used. The "A15" input is the CPUSEL signal from the PAL IC36. The CPU address is only valid during phi2 high because IC50 and IC51 are disabled (held tristate) while phi2 is law. phi2 low is the VDU RAM access period. 2M is used as an enable to avoid loading the phi clocks.

IC52 74S00 Quad 2 input NAND

1) o/p pins 3 and 6 connected as an R-S flip-flop. The set and reset signals are the inverted and delayed 4M and 8M clocks respectively. The output signal on pin 3 is the precursor of the 6MHz clock used by the TELETEXT display circuit. See IC63 o/p 3.

2) o/p pin 8 is used to drive the RAM notCAS clock. NotCAS is timed from the system 4M clock. notCAS is held high, if the CPU cycle is a VIDPROC write, by a logic low from IC23 pin 8.

3) o/p pin 11 is used to modify the duty cycle of the 16MHz clock to suit the needs of the Ferranti ULA (IC53). Note the passives R36,R37, R38 C14,D5,D6,D7 may also be needed for the Ferranti IC.

IC53 ULA Video processor IC

This component contains a 4-bit divider which generates the 8/4/2 and 1MHz system clocks. It also selects the RGB signals, internal for modes 0 to 6 and external, from LC 59, for mode 7. The RGB can be inverted if link S14 is made South. The main function of the IC is parallel to serial conversion of the display data read from RAM and the logical translation of the pixel code to the 3-bit RGB "code" of each display pixel. The translation process varies with screen resolution (mode). A pixel may be represented in RAM by 1,2 or 4 bits of data.

IC54 74LS273 Octal D-type

This IC latches the RAM data at the end of alternate VDU phases. It is needed to hold the data for the teletext IC which has long data setup and hold times. The latch is clocked 500ns before the SAA5050 IC59, giving equal setup and hold times of 500ns.

IC55,56,60,61,64,65,66,67 4164 64Kx1 bit 120ns access DRAMs

These eight ICs are the system memory. The RAM appears as a 32Kbyte block from &0000 to &7FFF. A further 20Kbytes are used for a "SHADOW" screen memory. The remaining 12Kbytes is PAGED in under program control as a sideways RAM. Note IC96, a DRAM SIL pack, may be supplied instead of these ICs.

IC57 various 64K,128K or 256Kbit paged ROM

A 32Kbyte device in this socket appears in sideways ROM slots 6 and 7 (link S12 East). Link S12 West allows 8 or 16Kbyte EPROMs/ROMs to be fitted. This device can be any ROM or EPROM with a notCE access time less than 250ns.

IC58 74LS02 Quad 2 input NOR

1) o/p pin 1 mixes the video display sync pulses HS and VS to form notCSYNC. The HS pulse is nominally 4us long. VS is nominally 132us (2 TV rasters) long.

2) o/p pin 4 gates the buffered. CPU R/notW with notENM to form the DRAM W signal, which is buffered and inverted by LC19 to form notDW. 3) o/p pin 10 gates notDEN and RA3 (from the CRTC) to form the DIS EN signal. DIS EN high enables the VIDPROC generated RGB signals. It does not affect mode 7. This signal is used to blank the display: notDEN is high for periods outside the display window and so blanks the graphic mode borders. RA3 is only active for the text only "graphic" screen modes (modes 3,6,131 and 134), when the signal causes a 2 raster space between each text row. In modes 3,6,131 and 134 the CRTC RA lines count from 0 to 9. The other modes have only 8 raster lines per character row so the RA lines count from 0 to 7, therefore RA3 only goes high for modes 3,6,131 and 134.

4) o/p pin 13 is part of the colour burst monostable. The o/p signal enables the colour subcarrier during the colour burst interval. R76 and C32 determine the pulse duration which is set at manufacture to be in the range 4 to 6us. D15 is used to discharge C32 quickly during the HS pulse period. The monostable is "triggered" at the end of the HS pulse.

IC59 SAA5050 The Teletext display generator

The SAA5050 contains the character look up ROM, the raster counter and general control logic needed to generate the pixel information for mode 7. The IC receives character data codes from IC54, at a rate of 1MHz. VS is used to reset the IC at the start of each TV field and so maintain display synchronisation, particularly with the internal raster counter. Character rounding is permanently on. The notRA0 line, from the CRTC via IC24, gives the SAA5050 information on the current TV display' field, odd or even, to allow character rounding.

IC62 various 64K,128K or 256Kbit paged ROM

A 32Kbyte device in this socket appears in sideways ROM slots 8 and 9 (link S15 East). Link S15 West allows 8 or 16Kbyte EPROMs/ROMs to be fitted. This device can be any ROM or EPROM with a notCE access time less than 250ns.

IC63 74LS86 Quad 2 input EX OR

1) o/p pin 3 is part of the 6MHz clock circuit.

2) o/p pins 6 and 8 are used to modify the CRTC address during the unused read cycle of mode 7 VDU cycles. Along with IC34 o/p pin 8 these gates form a circuit which reduces the time taken to cycle through the refresh address sequence when in mode 7.
3) o/p pin 11 is a spare gate, inputs tied to +5V.

IC68 various 64K,128K or 256Kbit paged ROM

A 32Kbyte device in this socket appears in sideways ROM slots 10 and 11 (link S18 East). Link S18 West allows 8 or 16Kbyte EPROMs/ROMs to be fitted. This device can be any ROM or EPROM with a notCE access time less than 250ns.

IC69 74LS74 Dual D-type flip-flop

1) o/p pin 6; this flip-flop holds the ECONET NMI enable signal. The flip-flop is used as an R-S latch. When address &FE18 is read/written, the latch is set (o/p 6 low), which disables ECONET NMIs. IC23 o/p 6 gates not2E with the decoded address to give a glitch-free preset pulse. To enable the NMIs, address &FE20 is read. The decoded address signal appears as logic 0 on the D i/p and is clocked through by the rising edge of not2E (eg when phi2 falls). This clears the D-type (pin 6 high) and by the feedback action of Q connected to notCL locks the D-type in the reset state (ie notINTON high will not cause the D-type to became set). Note as notPR (pin 4) acts directly on the Q o/p it can defeat the notCL i/p and set the device.

2) o/p pin 9 generates the alternate line signal which is used by the PAL encoding logic to encode the chroma signal. The D-type is clocked by HS and so changes state at the start of each TV raster line (divides the line frequency by two). Link S28 (made with a PCB track) allows the alternating line signal to be disconnected, for NTSC operation. Note: for NTSC R92 should be removed and an appropriate colour subcarrier crystal fitted. X2 should be four times the colour subcarrier frequency. The RF modulator must also be chosen to suit the destination country.

IC70 74LS132 Quad 2 input schmitt trigger NAND (ECONET only)

Note: when collision detect is not used (IC93 not fitted) IC70 can be the cheaper 74LS00. 1) o/p pin 3 inverts notRTS. If the collision detect circuit is fitted, this gate buffers IC93 to give a true "no collision" signal. Its main purpose is to give clean TTL level signals with normal TTL transition times.

2) o/p pin 6 forms the notCTS signal used by IC81 to check for network collisions. Input 5 ensures the signal is always false if the network clock is not present.

3) o/p pin 8 gates the network NMI enable with the true "INT" signal to form notINT. NotINT is the ECONET notNMI signal which is passed to the CPU via IC34. R56 is only needed on machines built without an ECONET interface.

4) o/p pin 13 inverts notIRQ from IC81 to form IRQ. This signal is treated as an NMI by the system (when enabled by IC69). NotINT is an open drain o/p so R59 is needed as a logic high pull-up.

IC71 OS/BASIC

A 32Kbyte ROM. The top half addressed from &CO00 to &FFFF (except for 0.75Kbyte I/O) contains the machine operating system program. The bottom half is a paged ROM containing BBC BASIC II. Link S13 selects the BASIC ROM slot number: South selects slots 14/15 (standard configuration, high priority), North selects slots 0/1 (low priority). Link S19 is permanently made East for CPU address A14 to pin 27 of ROM IC.

IC72,73,74,75 74LS253 Dual 4 to 1 data selector

These four ICs select the DRAM address signals according to the current display mode and RAS/CAS state. Not2M enables the four ICs during the VDU RAM read phase. RSL drives pin 14 to select the RAS or CAS address signals, RSL low selects the row address (notRAS clock). MA13 from the CRTC IC78 selects the node 7 address group when high. MA13 is low during all the "graphics" screen modes. The VDUSEL signal from IC36 is low for normal screen nodes and high for all shadow screen modes.

IC76 74LS283 4-bit adder

The adder is used to modify the natural display address from the CRTC IC78. Take mode 0 as an example. Mode 0 uses 20Kbytes of RAM from &3000 to &7FFF. If the CRTC display is scrolled (in hardware) then the address from the CRTC will be, say, &4000 to &8FFF (assumes a scroll step of &1000). The display memory must still be &3000 to &7FFF. To keep the CRTC address, as seen by the RAM multiplexer, correct, an offset is conditionally added to the actual CRTC address. The offset is 12K. As the address-logic does not generate an address above &8000 there is no use for address line A15 (MA13). Thus when the CRTC scrolls above &8000 it appears to address &0000 upwards. By adding " 12K" the RAM address becomes &3000 upwards. So although the CRTC outputs an address to remain in the allowed range of &3000 to &7FFF. This principle is used for all graphic screen modes (ie all but mode 7).

There are four different graphic screen sizes, 8/10/16/20Kbytes. The adder therefore needs to "add" an offset of 24K/22K/16K/12K respectively. The operating system gives a 2-bit code labelled CO,C1 which is decoded to give the adder offset for the current screen mode.

Cl	C0	Offset	adder	input	В4	В3	В2	В1
0	0	16K			0	1	1	1
0	1	8K			1	0	1	1
1	0	20K			0	1	0	1
1	1	10K			1	0	1	0

IC77 LM386 Audio power amplifier

This IC is a low-cost amplifier with a fixed voltage gain of about 26db. C24 and R58 are needed to give load independant output stability (freedom from parasitic oscillation).

IC78 6845 CRTC controller

The CRTC is responsible for all VDU address generation. It is a programmable device which, once set up, independantly generates the RAM address sequence for a wide range of display formats. The IC can " scroll" the display by responding to a change in the value of the display start address. A programmable cursor and the horizontal and vertical sync pulses are also generated by this IC. Included in the IC is an address latch which is used with the "light pen" input to save the character address at the time of a trigger event on pin 3 of the IC. The device is accessed at 1MHz by the CPU at &FE00/1. A character clock of 1 or 2MHz is supplied by the VIDPROC, depending on the VDU mode.

IC79 74S74 Dual schottky D-type flip-flop

The two parts of this IC are used in a ring counter which is clocked at four times the colour subcarrier frequency (17.734475MHz). Each D-type generates an output at the colour subcarrier frequency (4. 43361875MHz). The two signals are in phase quadrature (90 degrees apart) and form the master signals for the PAL chroma encoding logic. The signal on pin 8 is set to 4.4336MHz + -100Hz by adjustment of VC1.

IC80 74LS244 Octal 3-state buffer

The 8 buffers in this IC are used to drive the CPU data bus with the ECONET station ID. The buffers are enabled when the CPU reads address &FE18. A write to &FE18 will result in a data bus drive conflict and should not be attempted. Link S23 sets the station ID. Each link has a binary value with the largest, 128 (decimal), at the North end of the row. A broken link (shunt removed) adds the link value to the station ID eg all links fitted gives 0.

IC81 68B54 Serial data link controller (ECONET only)

This IC is an ADLC (advanced data link controller). It is responsible for transmitting and receiving serial data to and from the ECONET. Each byte of an ECONET transfer is under interrupt control, and is managed by a network filing system. The notRTS signal is controlled by software. It enables the ECONET line driver IC91. NotDCD is driven by a clock detection circuit to allow a program to detect the network clock. NotCTS is tested to check for network data packet collisions, see comments on collision detection under IC93. NotIRQ is used as an NMI interrupt, which is enabled/disabled under program control (see IC69 and IC70). A 4k7 pull-up resistor R59 is fitted when IC81 is present, as notIRQ is an open drain output.

IC82 6850 ACIA (UART)

A UART is a serial asyncronous interface circuit which can both transmit and receive data. The 6850 is used for parallel to serial data conversion for either the cassette interface or the RS423 interface. Three handshake signals are available, notDCD, notRTS, and notCTS. These can be tested by the controlling program to determine interface status. Two clock inputs allow the transmit and receive bit rates to be set independently. The two clocks are generated in the SERPROC IC85.

IC83 74LS86 Quad two input EXOR

1) o/p pin 3 is part of the TV colour (PAL) encoder circuit. One of four EXORs is used to select the phase of the colour subcarrier reference needed to synthesise the colour subcarrier for a particular colour.

2) o/p pin 6 see above (o/p pin 3).

3) o/p pin 8 is used to select the polarity of the CSYNC signal on the RGB connector SK3. With link S27 set North, positve syncs are generated. S27 South (the normal setting) gives negative syncs.

4) o/p pin 11; this gate is driven by the alternate line divider IC69 and shifts one of the master colour subcarrier references by 180 degrees to give the phase alternating line (PAL) subcarrier. PAL can be disabled by making S28 South.

IC84 upD7002 4-channel analogue to digital converter

. Analogue signals input via SK6 are converted (about 10ms per channel) to a 12-bit digital value. The ADC informs the processor of a completed conversion by interrupting it (IRQ). Interrupts are generated by the system VIA IC20 when it receives an active notEOC signal. Three diodes (D9 D10 D11) in series are used for the voltage reference which is typically 1.8 volts with a -6mV per degree C temperature coefficient. Note that the accuracy of the ADC part is equivalent to a resolution of about 8 bits.

IC85 ULA Serial processor IC

The SERPROC handles the RS423 and cassette interface circuits. Built into the IC are programmable clock generators which set the serial bit rate. Signals from the selected interface (RS423 or cassette) are routed to/from the 6850 IC82 by this IC. The replay cassette signals are demodulated in

IC85 and a bit clock signal is recovered. A preamble tone is timed to initialise data reception. When fitted, R66 and C30 are used to time the preamble tone. Motor control of a cassette recorder is managed by the SERPROC. A control bit in the IC controls the relay RL1. The control signal on pin 11 is buffered by Q7 which switches the relay coil (50 ohm).

IC86 74LS86 Quad two input EXOR

1) o/p pin 3 generates a colour subcarrier reference component according to the current display colour.

2) o/p pin 6 is one of three gates which generate control signals to gate the subcarrier component signals into the resistor matrix, by enabling or disabling NAND gates in IC90.

3) o/p pin 8 see o/p pin 6

4) o/p pin 11 see o/p pin 6

IC87 74LS00 Quad two input NAND

1) o/p pin 3 buffers the colour reference oscillator to ensure TTL levels.

2) o/p pin 6 is used as an inverter. It drives the colour burst timing components R76 and C32 with notHS, see IC58 o/p pin 13.

3) o/p pin 8 is one of two gates which drive the colour subcarrier resistor matrix with the colour burst subcarrier components. Input pin 10 receives an enable pulse from the colour burst monostable.

4) o/p pin 11 is the second gate of the colour burst generator.

IC88 74LS123 Dual monostable (ECONET only)

1) o/p pin 5 determines the maximum allowed transmission period for an ECONET data packet. The monostable's duration is set to about 4.5s and is triggered by the inverted ECONET controller notRTS signal (which previously directly enabled the line driver). While triggered the monostable enables the line driver IC91. At the end of a transmission the monostable is cleared. Normally the monostable output (pin 4) appears logically to follow the RTS signal. The real purpose of this circuit is to stop a micro from permanently driving the ECONET line as a result of, say, a user program crash.

2) o/p pins 4,13; this monostable is triggered by the received clock from an ECONET line. While the clock is present the monostable remains triggered, o/p pin 4 low. If the clock is not present or is very slow, then o/p pin 4 will oscillate or stay set. The state of the monostable can be checked directly, by the ECONET filing system testing the 68B54 notDCD signal.

IC89 LM324 Quad operational amplifier

1) o/p pins 1,8,14 give two stages of filtering and one limiting amplifier stage for the received cassette audio signal. When the audio is present, a 1.2 volt (approx.) square wave will be presented to the SERPROC.

2) o/p pin 7 buffers the audio output to the cassette recorder.

IC90 74LS00 Quad two input NAND

o/p pins 3,6,8,11 are four gates which are selectively enabled to drive the colour subcarrier resistor mixing matrix, to generate the colour subcarrier phase for the current display colour. Ll, C40 and R113 in parallel with R114 form a simple low Q band pass filter tuned to the colour subcarrier frequency (4.43MHz), which reduces the harmonics of the chroma (colour) signal.

IC91 75159 Dual RS422 line driver (ECONET only)

1) o/p pin 2 used as an inverter. Forms a true RTS signal to trigger/clear the ECONET timer monostable.

2) o/p pins 12,13 drive the ECONET data lines with an RS422 differential signal. An RS422 signal has nominal TTL logic levels; two lines are driven to opposite logic states, to give differential signal transmission. The gate is capable of driving a 50 ohm load tied to 2.5 volts. When the ECONET interface is inactive (not transmitting) the driver is in a high impedance state. A logic 1 on pin 9 enables the driver.

IC92 LM319 Dual analogue comparator (ECONET only)

1) o/p pin 7 senses the ECONET clock signal. R78 introduces a small amount of hysteresis to avoid self-oscillation of the comparator when no signal is present (which would result in permanent clock present indication). R63 is a pull-up, the comparator has an open collector output. The comparator receives an attenuated clock signal which is also positively biased. R125,134,140,141 form an attenuator (approximately 10:1). R147 with R148 sets a bias of about 2 volts so the comparator input signals stay within the supply voltage (5 volts). 2) o/p pin 12; this comparator receives data from the ECONET line. R73 is a pull-up and R79 gives the comparator hysteresis. R106,110,142,143 form an attenuator (approximately 10:1). Again the inputs are biased to nominally 2 volts. The comparator converts the differential ECONET data signal to single ended TTL which is decoded in IC81, the ADLC. The LM319 comparator is sufficiently sensitive to allow high impedance attenuators to be used while still detecting the ECONET idle line state. An idle line has a differential voltage of about 0.6 volts impressed on it by the ECONET line termination networks (not part of the micro).

IC93 LM319 Dual analogue comparator (not normally fitted)

This comparator circuit is not normally fitted. When fitted its purpose is to detect data packet collisions on the ECONET. Collisions are normally avoided by the network filing system protocol, and so are rare. When a collision occurs it will result in data corruption (detected by the filing system error checks when collision detection hardware is not fitted). If collision detection should be required then link S29 should be broken and IC93 and its associated components fitted.

IC94 88LS120 Dual RS423 receiver circuit

 o/p pin 7 receives the RS423 port data signal. This input is also compatible with RS232 data. To reduce the voltage swing the signal is attenuated by 8124,118. C31 reduces the signal bandwith and so reduces the risk of glitches in the received signal presented to the SERPROC.
 o/p pin 9 receives the RS423 notCTS control signal. 8149,152 attenuate the voltage levels while C35 "filters" the signal.


S24 and S25 are optional links which connect internal termination resistors to ground. These links should not be fitted.

IC95 3691 Dual RS423 line driver


 o/p pin 10 drives the notRTS control line with an RS423 compatible signal. C45 slew limits the signal to reduce electromagnetic radiation which might cause interference to other equipment. Note in most applications this line can interface to an RS232 device.
 o/p pin 15 drives the data line of an RS423 interface. C44 slew limits the signal.


IC96 4164EK8 SIL pack 64Kbyte DRAM, 120ns access


This device can be fitted as an alternative to 8 off 64Kx1 DRAM integrated circuits ICs 55,56,60,61,64,65,66,67.





Final assembly












Keyboard circuit diagram



SECTION 3 Additional Upgrades

64K SIDEWAYS RAM DAUGHTER BOARD FITTING INSTRUCTIONS

These instructions are intended for use with the Acorn 64K upgrade board which may be fitted to the BBC microcomputer model B+. This upgrade should only be carried out by an Acorn authorised dealer and should not be attempted by members of the general public.

The upgrade kit should contain:

- 1. The 64K Sideways RAM Daughter Board
- 2. Acorn 64K Sideways RAM Support Disc
- 3. 1770 IFS
- 4. Instructions for use

If any of these items are missing then you should contact your supplier.

To carry out this upgrade it is first necessary to dismantle the BBC microcomputer and remove the main PCB. Before removing the lid of any microcomputer ensure that it is not connected to the mains power supply.

When the PCB has been removed from the machine proceed as follows:

Modifications to the Main PCB.

1. On the solder side of the main PCB locate and cut the track that connects pin 13 to pin 14 of IC40. When cutting the track, take care not to damage the adjacent signal tracks on the PCB.

2. Locate and cut the track connecting to pin 10 of IC52.

Having completed the modifications, the daughter board may be fitted. The daughter board should be positioned such that the solder side of the daughter board is to the outside (adjacent to the case) of the machine. Insert the pins of the daughter board into position IC96, having previously cleared this position of any excess solder, and solder the board in place. Great care must be taken to ensure that the board is vertical. If the daughter board is permitted to lean towards the side of the case it will prevent the case lid from being fitted.

Having installed the daughter board, the 10 flying leads must be connected. With one exception (the Black lead) all the leads are routed around the rear of the daughter board and under the PCB, the solder connections to be made on the solder side of the main PCB. The Black lead travels over the component side of the main PCB and will be-connected by means of the shell housing already fitted to the lead. The points to which the 10 leads must be connected are detailed in the table below.

WIRE COLOUR	SIGNAL NAME	WIRE LENGTH	TO POINT (MAIN PCB)
BROWN	QA	255mm	IC 45 pin 14
RED	C/D	265mm	IC 46 pin 9
ORANGE	4M	155mm	IC 53 pin 6
YELLOW	ENB	145mm	IC 40 pin 13
GREEN	RSL	125mm	VIA hole *
BLUE	2M	175mm	IC 26 pin 6
VIOLET	ENCAS	165mm	IC 52 pin 10
GREY	PGRAM	155mm	IC 40 pin 12
WHITE	A15	170mm	IC 40 pin 10
BLACK	0/1	305mm	S13 north pin

WIRING CONFIGURATION TABLE

 * The VIA hole to which the green lead must be connected is located next to pins 10 and 11 of IC63.

When all the connections have been made the PCB should be replaced inside the case and the machine should be reassembled.

Before replacing the lid replace the original 1770 DFS with the one supplied with the upgrade kit. This replacement is essential since the new DFS contains the utilities for use with the RAM upgrade.

Having completed the upgrade and replaced the lid, the upgraded machine should be tested.

A test routine is supplied on the support disc that accompanies the upgrade.

To run this test enter CHAIN "TEST" <RETURN> and when the > prompt reappears press the BREAK key. Upon completion of the test a pass or fail message will be displayed.

BBC MICROCOMPUTER MODEL B 1770 DISC INTERFACE UPGRADE KIT

FITTING INSTRUCTIONS

CONTENTS

Page

Section

		5
FOREWO	DRD	3
1	INTRODUCTION	4
1.1 1.2 1.3 1.4 1.5	Integrated Circuit Pin Numbering Removal of an Integrated Circuit	4 4 5 5
2	DISMANTLING PROCEDURE	5
3	PRINTED CIRCUIT BOARD CONFIGURATIONS	6
4	FITTING THE 1770 DISC INTERFACE MODULE	6
5	FITTING THE 1770 DISC FILING SYSTEM ROM	7
6	REASSEMBLY PROCEDURE	9
7	TESTING THE COMPUTER	9
8	PRINTED CIRCUIT BOARD MODIFICAT]KONS	10

FOREWORD


These upgrade instructions are for the use of persons fitting the 1770 Disc Interface Module to any issue of the BBC microcomputer Model B. This 1770 disc upgrade is **NOT** suitable for the BBC microcomputer model B+. The upgrade kit should contain the following component parts:

These instructions.
 1770 Disc Interface Module.
 1770 Disc Filing System ROM.
 2 off 7438 Integrated Circuits.
 2 off Wire Links.
 Acorn Disc Filing System User Guide and Addendum Sheet

Note: The wire links supplied with this kit are specifically designed to prevent damage to the IC sockets. Do not substitute any other components for these links.

These links may take one of a number of different designs as shown below. Please ensure that these items are identified and kept in a safe place until required.

Before attempting to carry out this upgrade it is important to first read the following instructions carefully.



1 INTRODUCTION

1.1 General

The BBC microcomputer model B main Printed Circuit Board currently stands at Isuue 7. There should be no Issue 1 PCBs in the field, so these upgrade instructions will only cover upgrading Issues 2,3,4 and 7 (Issues 5 and 6 were never produced). There are no modifications required to the PCB for the Issue 4 and 7 boards, whereas Issues 2 and 3 may require modification. It is therefore important to identify the issue of the PCB before starting work. The issue number appears on the PCB in the silk screen legend just to the left of the board centre. If you look there you will see:

COPYRIGHT 1982 203,000 Issue X ACORN COMPUTERS Ltd

where X is the issue number.


1.2 Component location

It is necessary to understand the Acorn notation for locating a point on the PCB. This is done by considering the board as a compass. Position the PCB so that the components are facing upwards and the IDC headers (PLs 8,9,10,11 and 12) are closest to you. The edge furthest away from you (with the DIN sockets and modulator on it) is then NORTH, to your right is EAST, to your left is WEST and nearest is SOUTH.

1.3 Integrated circuit pin numbering

To install the 1770 module, an understanding of the pin numbering convention for integrated circuits is required.

With two exceptions, all ICs on the main PCB face NORTH, with pin one being located at the NORTH WEST corner of the chip. Pin one is indicated in one of two ways. Either a small dot or dimple is placed directly next to pin 1, or a half-moon shaped notch is cut into the pin 1 end of the IC, with pin 1 always being to the left of the notch when the notch is held uppermost. In some instances both of these indicators will be present.





The numbering sequence for a 14 pin device is shown in fig.l. As can be seen pin 1 is at the NORTH WEST corner, all the other pins are numbered consecutively in an anti-clockwise direction.

1.4 Removal of an integrated circuit

To avoid bending or breaking any pins, ICs must be removed very gently. Take a flat bladed screwdriver or similar tool and insert it between the body of the IC and the socket frame; gently prise up each end a bit at a time. Care must be taken to ensure that damage is not done to any PCB tracks that may be underneath the IC. Please note that frequent removal and insertion of an IC will inevitably lead to damage of both the IC and its socket.

1.5 Insertion of an integrated circuit

Before removing the IC from its protective packaging, identify pin 1 (see section 1.3).

Before inserting the IC into the socket first check to see if the legs of the IC are parallel with each other. If they appear crooked or splayed apart then they should be realigned. To do this hold the IC sideways on and press it gently against a firm flat surface, repeat for the other side of the IC.

Hold the ends of the IC between thumb and forefinger, and line up all the pins over the destination socket. Pin 1 should face to the NORTH (see section 1.2).

Apply firm pressure to the IC, but do not force it. When the chip is in place it may appear to be slightly raised. Check that all the pins have entered the socket and that none are bent either outwards or under the body of the IC.

2 DISMANTLING PROCEDURE

Before starting to dismantle the computer, first ensure that the unit is disconnected from the mains supply.

Locate and remove the four case fixing screws (sometimes labelled FIX); two are located at the rear and two underneath at the front.

Remove the upper half of the case.

Locate and remove the keyboard securing bolts; taking note of the assembly order of the nut and various washers. There will be either two or three of these bolts depending on the issue of the machine.

Unplug the 17 way keyboard ribbon cable from the main PCB at PL13. Care shbuld be taken to ensure that the Molex strip at PL13 is not damaged.

Unplug the speaker lead from PL15.

If the Speech option is fitted to the machine, it will be necessary to unplug the 10 way ribbon cable from PL14.

The keyboard may now be removed from the machine.

3 PCB CONFIGURATIONS

Before commencing the upgrade it is necessary to check the following points. Check location IC 78 on the PCB for the presence of a 40 pin IC DIL socket. In the unlikely event that this socket is not present (either with or without the 8271 IC fitted), refer to section 8.

3.1 Check for the presence of a 14 pin IC DIL socket at location IC86. If a socket is not present, refer to section 8.

3.2 If the PCB is either an Issue 2 or an Issue 3, and a disc interface is not already installed, additional modifications are required, refer to section 8.

4 FITTING THE 1770 DISC INTERFACE MODULE

4.1 Locate link S9 which is located 1 inch to the WEST of pin 1 of IC78. If a wire link is fitted at this position, it must be cut using a small pair of wire cutters.

4.2 Locate ICs 79 and 80 which are situated directly to the SOUTH WEST of PL13 (the keyboard ribbon cable connector). If a disc interface was previously fitted to the machine, these two sockets will both contain ICs identified on top by the numbers 7438.

If a disc interface was not already fitted to the machine, these two ICs will be absent. In this instance insert the two 7438 ICs contained within the 1770 disc interface kit into these two sockets. Take care to follow the instructions on chip orientation and insertion contained within section 1.

4.3 Locate and remove the 8271 IC which is fitted at position IC78, the procedure for IC extraction is described in section 1.4.

4.4 If a socket is fitted at IC86, remove the 74LS393, taking care not to damage the socket or surrounding PCB.

Fit one of the wire links provided with the upgrade kit into socket IC86 connecting between pin 1 and pin 4 (see fig.2).

Locate position IC87. If this position is occupied by a 74LS123, the second link supplied with the upgrade should be disregarded. If the 74LS123 is not present the second link should be fitted between pins 9 and 12.




Figure 2

4.5 Having removed any anti-static foam or other padding, position the 1770 module such that the component side is faced downwards and position LK1 is at the bottom left.

Locate the two rows of pins on the underside of the 1770 module into the socket IC78. Ensure that the pins are all correctly lined up with the socket at IC78 before attempting to press the module into the socket.

When the module is correctly positioned it should obscure IC99 and RP1 from view whilst leaving IC3 visible (see inside rear cover for component location diagram).

You may find it useful to use the foam pad, previously used to protect the pins on the 1770 module, to prevent injury to the hands when pressing down upon the module.

DO NOT USE EXCESSIVE FORCE WHEN PRESSING THE MODULE INTO PLACE. THIS COULD RESULT IN DAMAGE TO BOTH THE MODULE MID THE MAIN PCB.

5 FITTING THE 1770 DISC FILING SYSTEM ROM

The filing system ROMs are located at the SOUTH EAST corner of the main PCB as shown in fig.3.

It may be necessary to remove one of the existing filing system ROMs before fitting the 1770 DFS ROM. This depends on the filing system interface(s) already fitted, and the accompanying filing system ROM(s) fitted at that time.

Inserting ROMS — BBC Microcomputer Model B

This diagram shows a plan view of the BBC Microcomputer Model B. The top of the computer casing has been removed to reveal the four sideways ROM sockets. ROM software may be inserted in any of these sockets.




Figure 3

The options are:

ROM type 0.90 DFS	Filing system(s) already fitted DISC ONLY	Action to be taken Replace with 1770 DFS ROM.
0201,666-01 or 3.0 DNFS	DISC ONLY	Replace with 1770 DFS ROM.
As above	ECONET ONLY	ADD 1770 ROM to spare socket.
As above	DISC and ECONET	ADD 1770 ROM to spare socket.
2 ROMs : 0.90 DFS and 3.34 NFS	DISC and ECONET	Replace 0.90 DFS with 1770 ROM. Leave 3.34 NFS fitted.

For instruction on removal and insertion of ROMs or any other IC please refer to sections 1.4 and 1.5.

6 REASSEMBLY PROCEDURE

When the upgrade has been completed the unit should be reassembled as follows:

6.1 Ensure that no foreign objects are left inside the unit since they may cause shorting and damage to the unit after reassembly.

6.2 Reconnect the speaker lead to PL15

6.3 Reconnect the 17 way keyboard ribbon cable to PL13 taking care to ensure that the socket is correctly positioned (it is easy to offset the socket on the plug either one pin to the right or to the left).

6.4 If the Speech option is fitted, the 10 way ribbon cable must be connected to PL14. Care must again be taken to ensure that the socket is not offset on the plug.

 $6.5\ \mbox{Relocate}$ the keyboard securing bolts and replace the washers and nuts in the correct order.

 ${\bf 6.6}$ Replace the upper half of the case, relocate the four fixing screws and tighten them securely.

6.7 Check the working area to ensure that all components have been refitted to the unit and that nothing has been overlooked.

7 TESTING THE COMPUTER

When the upgrade has been completed and the unit has been reassembled connect the computer to a compatible disc drive in the manner described in the Acorn Disc Filing System User Guide.

Following the instructions contained within the Acorn Disc Filing System User Guide, prepare a disc for use and then attempt to load and save programs to and from the disc. If these operations can be carried out satisfactorily, it may be assumed that the upgrade was successful and that the disc interface is working correctly.

Any dealer performing this upgrade should test the completed unit using the Acorn PORT tester.

NOTE: Some pieces of commercial software may not function when used in conjunction with the 1770 disc interface. This is due to the nature of the protection employed by certain software houses. If this is the case then advice should be sought from the software supplier.

8 PRINTED CIRCUIT BOARD MODIFICATIONS

WARNING PLEASE READ IN FULL!

THIS SECTION IS INTENDED FOR THE USE OF ACORN DEALER SERVICE PERSONNEL. MEMBERS OF THE PUBLIC SHOULD NOTE THAT ANY MODIFICATIONS CARRIED OUT TO THE PRINTED CIRCUIT BOARD OF ANY ACORN EQUIPMENT IS UNDERTAKEN AT THE SOLE RISK OF THE PERSON CARRYING OUT THE MODIFICATION. NO CLAIM FOR LOSS OR DAMAGE TO THE MICROCOMPUTER CAUSED THROUGH THE MODIFICATION OF THE PRINTED CIRCUIT BOARD BY UNQUALIFIED PERSONNEL SHALL BE ACCEPTED BY ACORN COMPUTERS LIMITED.

PLEASE READ ALL INSTRUCTIONS CAREFULLY. IF YOU ARE IN DOUBT ABOUT YOUR ABILITY TO CARRY OUT THE NECESSARY MODIFICATIONS, THE 1770 DISC UPGRADE MODULE, AND THE BBC MICROCOMPUTER SHOULD BE TAKEN TO YOUR NEAREST AUTHORISED ACORN DEALER.

A CHARGE MAY BE LEVIED BY THE DEALER FITTING THIS UPGRADE TO YOUR BBC MICROCOMPUTER; SUCH A CHARGE SHALL BE ENTIRELY AT THE DISCRETION OF THE DEALER CONCERNED.

8.1 Removing the main printed circuit board

Having removed both the upper half of the case and the keyboard assembly proceed as follows:

Disconnect the seven flying leads connecting the computers power supply to the main PCB, 3 red, 3 black and 1 purple.

Disconnect the two leads connecting the composite video socket (SK2) to the PCB.

Locate and remove the four (sometimes five or seven) PCB securing screws; two of which are situated on the SOUTH edge, one in the NORTH WEST corner and one in the NORTH EAST corner of the PCB.

The PCB may now be removed from the case by sliding it forwards and then lifting it from the rear.

Upon completion of all the necessary modifications, the PCB should be refitted by following the reverse of the above procedure. Having refitted the PCB the upgrade should be completed by following the procedure detailed in section 4.

8.2 Modification required when fitting a disc interface to an Issue 2 or 3 PCB

If the machine is fitted with an Issue 2 or 3 PCB then the following modification must be performed.

On the component side of the PCB, locate and cut the track connected to pin 9 of 1027. This cut should be made as close to 1027 as possible.

Locate and cut pin 9 of 1027. The cut should be made as close to the PCB as possible. If 1089 is fitted then its temporary removal will make this operation easier.

Bend pin 9 of 1027 into a horizontal position.

Solder a piece of insulated wire between pin 9 of 1027 and the EAST pad of link S9.

NOTE: Excercise extreme caution when making solder joints. Damage may easily be done to the IC when performing this operation.

8.3 Modification required where a socket is not fitted at position IC $86\,$

There are three possible options:

1. Remove the PCB as detailed in section 8.1. Desolder and remove 1086 and fit a 14 pin DIL IC socket at position 1086. The upgrade may then be performed as described in section 4.

2. Remove the PCB as detailed in section 8.1. Locate and cut LK1 on the 1770 module. Using a piece of insulated wire, connect the pad of LK1 (indicated with an 'X' in fig.4), to the plate through hole directly to the NORTH of pin 1 of IC86 (see assembly diagram on inside back cover).

3. Locate and cut LK1 on the 1770 module. Using a piece of insulated wire, connect the pad of LK1 (as detailed in 2 above) to pin 1 of IC86.

If either option 2 or option 3 is used, the procedure detailed in section 4.1 is not required. If option 1 is used then section 4.1 still applies.

Option 3 is not recommended due to the likelyhood of damage to the IC. Option 1 or 2 should be used in preference.

8.4 Modification required where a 40 pin DIL socket is not fitted at position IC78

Remove the PCB as detailed in section 8.1

Desolder and remove, where fitted, the 8271 disc controller IC.

Fit a 40 pin DIL IC socket at position IC78. Do NOT attempt to solder the 1770 disc interface module directly to the printed circuit board.

8.5 Upon completion of the appropriate modification(s), complete the installation of the upgrade as detailed in section 4.0.





Figure 4



MAIN PCB COMPONENT LAYOUT



Acorn Computers Limited, Fulbourn Road, Cherry Hinton, Cambridge CB1 4JN, England