# SERVICE MANUAL

(WITHOUT PRICE)

# HAND-HELD COMPUTER

FP-200(PX-1)

**AUGUST 1983** 



CASIO.

#### CONTENTS

	INTRODUCTION	
1.	INTRODUCTION	1
2.	SYSTEM BLOCK DIAGRAM	2
3.	SPECIFICATIONS	3
4.	ADDRESS MAPS	5
	4-1. MEMORY MAP	5
	4-2. I/O ADDRESS MAP	6
	4-3. DETAILED I/O ADDRESS MAP	7
5.	DISASSEMBLY/ASSEMBLY	12
	5-1. DISASSEMBLY	12
	5-2. ASSEMBLY	
6.	EXPLANATION OF CIRCUITS	13
	6-1. CPU (MSM80C85A)	
	6-2. GATE ARRAY (μPD65010G-030)	17
	6-3. TIMER (RP5C01)	
	6-4. MEMORY INTERFACE	
	6-5. GATE ARRAY (CPU INTERFACE)	
	6-6. FDD INTERFACE	
	6-7. PRINTER/MINI-PLOTTER INTERFACE.	
	6-8. CMT INTERFACE	
	6-9. REMOTE CONTROL CIRCUIT	
	6-10. RS-232C INTERFACE.	
	6-11. DISPLAY	
	6-12. POWER-DOWN DETECTOR CIRCUIT	
	6-13. POWER SUPPLY CIRCUIT (1)	
	6-14. POWER SUPPLY CIRCUIT (2)	
7	CIRCUIT DIAGRAMS	
	COMPONENT LAYOUTS	
	MAIN CIRCUIT (DRAWING NO. C141).	
	KEYBOARD CIRCUIT (DRAWING NO. C299)	200
	DISPLAY CIRCUIT (DRAWING NO. C145).	The state of
	POWER SUPPLY CIRCUIT (DRAWING NO. C2100)	1
	10 KEYBOARD CIRCUIT (DRAWING NO. C4184) OPTIONAL	1000000
	CMOS RAM PACK CIRCUIT (DRAWING NO. C3153) OPTIONAL	
_	CMOS ROM PACK CIRCUIT (DRAWING NO. C3152) OPTIONAL	
8.	TEST PROGRAM	
	8-1. MENU	
	8-2. PREPARATION	59
	8-3. OPERATING INSTRUCTIONS	60
9.	SERVICE TOOLS AND TEST EQUIPMENT	6/
		00
	PARTS LIST	00


#### 1 INTRODUCTION

This service manual is intended for service technicians who will work with the Casio FP-200 hand-held computer. It will allow the technician to provide prompt and accurate after-sales repair/maintenance.

Though the contents of this manual are as simple and clear as possible, the manual is still aimed at electronically oriented technicians who already have some experience in computer hardware and have an understanding of transistor theory.

#### CAUTION:

- 1-1. Reproduction, without the express written permission from Casio Computer Co., Ltd., Tokyo, Japan, of any portion of this service manual, is prohibited. While reasonable efforts have been taken in the editing and production of this manual to assure its accuracy and clarity, Casio assumes no liability resulting from errors or omissions in this manual or from use of any information provided herein.
- 1-2. Casio will take no responsibility for any trouble or damage occuring to or resulting from this unit, any connected peripheral device(s), or the system as a whole, caused by improper use of this system, improper modification alteration without advance permission from Casio Computer Co., Ltd., or use of improper components(s) or parts not within the manufacturer's specification.



#### SPECIFICATIONS

#### CPU

- o MSM80C85AGS 8-bit microprocessor.
- o 6.144 MHz clock frequency.
- o Compatible with INTEL8085.
- One wait period (one clock cycle added) for RAM and ROM access.
- Two wait periods (two clock cycles added) for I/O device access.

#### RAM

o 8K bytes built-in (standard) and can be expanded to 32K bytes.

#### ROM

- o 32K bytes built-in (standard) for BASIC and CETL interpreters.
- Expandable to 40K bytes.

#### DISPLAY

- O Liquid Crystal Display (LCD)
- o 1/64 duty cycle
- Adjustable contrast
- O Capacity of display

In text mode: 20 characters x 8 lines (160 characters)
In graphics mode: 64 (H) x 160 (W) dots (10,240 dots)
Number of dots per character: 8 x 8 (16 dots)

#### I/O INTERFACE CONTROLLER

- μPD65010G (GATE ARRAY)
- Kansas City standard for CMT
- O Centronics (parallel) standard for printer and mini-plotter.
- O RS-232C (serial) standard for I/O port.

#### INTERFACE

O CMT: Baud rate 300

Remote control

Input/output specifications

MIC Output impedance 5 KΩ

Output voltage 3 mVp-p Input impedance 10 K $\Omega$ 

Input voltage 3 - 10 Vp-p

Remote DC 24 V, 1 A or less

O PRINTER: 8-bit parallel output

EAR

Data transfer via handshaking

O Communication: Compatible with RS-232C standard

Serial I/O Baud rate 300

Half-duplex transmission

#### POWER SOURCE

- O AD4180 adaptor (+6 V output) for AC-powered operation and use of mini-floppy AD4180 adaptor (10 v odepo), disk drive FP-1021FD, graphics printer FP-1012PR, mini-plotter FP-1011PL, and RS-232C interface.
- O SUM-3 (4 pcs) for DC-powered operation
- o SUM-3 (2 pcs) for memory backup

O Battery life expectancy

Operating battery: 6 hours for SUM-3 or 11 hours for AM-3 (4 batteries)

Memory backup battery: 6 months for SUM-3 (2 batteries)

#### OPERATING ENVIRONMENT

○ Temperature
 ○ Humidity
 0 - 40°C (32 - 104°F)
 20 - 85%

#### DIMENSIONS

o 310 (W) x 220 (D) x 55.5 (H) mm

#### NET WEIGHT

o 1.54 Kg (3.4 lb)

# 4. ADDRESS MAPS

# 4-1. MEMORY MAP

The CPU in the FP-200 hand-held computer has 16 address lines and can address 65,536 bytes (64K) by changing its high-low signal status timesharingly.

As built-in standard memory, the first 32K from 0000H to 7FFFH is allocated to ROM, which contains fixed data and the BASIC and CETL interpreters; the next 8K (8000H to 9FFFH) is RAM used for the system work area, available to BASIC and CETL programs.

Besides this 40K of memory, up to 24K of RAM or up to 16K of RAM and 8K of ROM (a total of 24K of memory) can be added easily by installing optional RAM pack FP-201RAM and ROM pack FP-205ROM in the FP-200's compartments.

The entire memory structure is shown below. Adresses are in hexadecimal.




Fig. 4-1 MEMORY MAP

# 4-2. I/O ADDRESS MAP

To control and access I/O devices in this unit, I/O addresses are allocated as shown below. This I/O address map is two pages by output from the SOD (serial output data) terminal of the CPU by changing its output status bit 1 or 0. This causes the address map to be switched to the other side (left or right) to control access the I/O device functions.

when an I/O device is addressed, the 8 low-address lines (ADO to AD7) are used, enabling the designation of any of up to 256 addresses for each page.




Fig. 4-2 I/O ADDRESS MAP

# 4-3. DETAILED I/O ADDRESS MAP

On this page, the I/O address explained briefly on the previous page will be explained in detail. It is strongly recommended that the reader fully understand the I/O address map on the last page before going on to this page. Even then, he will find the previous page useful if used as a reference when reading this page.

The same									
NOTE	Reads data for the operation code in the LCD controller's RAM and transfers it to the LCD driver (left half).	Writes 8-bit data for the operation code in the LCD controller's RAM (left half).	Reads 8-bit data for the operation code in the LCD controller's RAM and transfers it to the LCD driver (right half).	Writes 8-bit data for the operation code in the LCD controller's RAM (right half).	Writes 6-bit data (S0-S3 for the status code and high 2 bits of the 6-bit address data that designates the address allocated in 00-3F for Y) in the LCD controller's RAM (left or right half).	Reads 8-bit address data (low 4 bits of address data (A0-A3)) for the X address and high 4 bits of address data (A4-A7) which reforms 6-bit address data with other 2 bits of address data (A8-A9) for the Y address) in the LCD controller's RAM and transfers it to the LCD driver (left or right half).	Writes 8-bit address data (A0-A3) for X and (A4-A7) for part of the Y address in the LCD controller's RAM (left or right half).	Reads 6 bits of status data and Y address data (written by the operation at address 08) and "W" in the LCD controller's RAM and transfers it to the LCD driver (left or right half).	If Do is 0 "READY" in a serial I/O device is set and if D2 is 1 "PAPER EMPTY" in printer is set.
00	00	00	00	00	A8	AO	AO	A8	Œ
10	10	10	10	10	A9	4	A1	A9	1
D2	02	D2	02	D2	1	A2	A2	1.77	w
D3	03	03	D3	D3	1	A3	A3	1	,
D4	D4	D4	D4	D4	SO	A A	AA	08	1
05	90	90	90	90	S1	AS	AB	18	1
90	90	90	90	90	22	A6	A6	S	,
07	07	07	07	07	S3	74	47	83	1
R/W	Œ	3	Œ	3	3	Œ	3	~	Œ
ADDRESS	10	10	02	05	80	8	60	88	10
dos	-	-	-	-	-	-	-	-	-

	2C (0 for CMT, and 1	nte array µPD65010G, but ports and P1 of the			X: DO NOT CARE AT	WRITE AND 0 AT		T3: TEST MODE 3	TEST MODE	TO: TEST MODE 0	TE: TIMER ENABLE	AE: ALARM ENABLE	1H: 1 Hz ON		AR: ALARM RESET	M1: MODE 01		BITS D4-D7 ARE NOT	-	1
NOTE	to CMT or RS-23	1 at bit D1 into ga e designated as inp		D3 D2 D1 D0	×××	××××	NOT USED	NOT USED	NOT USED	NOT USED	NOT USED	NOT USED	NOT USED	NOT USED	NOT USED	NOT USED	NOT USED	NOT USED	NOT USED	NOT USED
	D1 indicates whether data is output to CMT or RS-232C (0 for CMT, and for RS-232C port).	By writing 0 at bits D0 and D2 and 1 at bit D1 into gate array µPD65010G, ports P0 and P2 of the gate array are designated as input ports and P1 of the same is designated as an output port.	MODE 01	FUNCTION	1	1	ALARM MINUTE REGISTER	ALARM TEN-MINUTE REGIST.	ALARM HOUR REGISTER	ALARM TEN-HOUR REGISTER	ALARM WEEK REGISTER	ALARM DAY REGISTER	ALARM TEN-DAY REGISTER	1	12H/24H SELECTOR	LEAP-YEAR REGISTER	1	MODE REGISTER	TEST REGISTER	RESET CONTROL
00	1	0		000	00	000	00	000	00	00		00	00	00	00	00	00	OW	TO	AB
10	Σ	-		10	10	10	10	10	10	10	JSED	10	10	10	×	D1	10	LM1	11	TR
D2	1	0		02	D2	02	D2	D2	D2	×	NOT USED	02	×	02	×	02	02	AE	T2	16H
D3	1	1	E 00	D3	D3	×	D3	×	03	×		D3	×	D3	×	D3	03	TE	T3	1H
D4	1	1	MODE 00			~														
D5	1	1		TION	CTR.	ND CTF	CTR.	TE CTR		IR CTR.			CTR.	7.	I CTR.		R CTR.	GISTER	STER	TROL
90	1	1		FUNCTION	SECOND C	TEN-SECOND CTR.	MINUTE CT	TEN-MINUTE CTR.	ноия ств.	HOUR	K CTR.	CTR.	DAYC	MONTH CTR.	TEN-MONTH CTR.	S CTR.	YEAR	E REG	TEST REGISTER	RESET CONTROL
07	1	1			SEC	TEN	MIN	TEN	НОП	TEN-HOU	WEEK CT	DAY CTR	TEN-DAY	MON	TEN-	YEAR CT	TEN-YEA	MODE RE	TEST	RES
R/W	W	W			R/W	R/W	R/W	R/W	R/W	R/W	1	R/W	R/W	R/W	R/W	R/W	R/W	R/W	*	W
ADDRESS	10	1			10	11	12	13	14	15	16	17	18	19	14	18	10	10	1E	11
gos	-	-			0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

MODE REGISTER

DO MO

01

D2

D3

0 1 — SELECT MODE 00 FOR PROGRAMMING OF TIME AND READ OUT.

1 LEAP YEAR, AND READ OUT.

1 0 — SELECT WRITE/READ IN RAM OF BLOCK 10.

1 1 — SELECT WRITE/READ IN RAM OF BLOCK 11.

1 1 — SELECT WRITE/READ IN RAM OF BLOCK 11.

1 1 — SELECT WRITE/READ IN RAM OF BLOCK 11.

1 1 — SELECT WRITE/READ IN RAM OF BLOCK 11.

AFTER SECOND COUNTER STOP COUNTING WHEN THE BIT IS 0.

Reads data of keys from the buffer register.	Writes 4-bit data (00-0A) using low bits D0-D3 in the key common register in the gate array. High bits (D4-D7) are not used.	This I/O address is used when auto-power-off occurs.	Data from CMT or RS-232C port is input to bit D3 of the CPU accumulator	Data at bit D0 of the accumulator is transfered to the gate array to be transfered to CMT or RS-232C port.	If D4 is 1, the serial data control circuit in the gate array is ready. If D4 is 0, the circuit is not ready. If D5 is 1, an error has occurred in the control circuit. These statuses are output from the gate array each time a byte of data is transferred.	Arbitrary data in bits D0-D7 are output to the gate array as an acknowledge signal for synchronization with the start bit when data from a serial I/O device is input to the CPU.
00	00		1	00		00
10	10		1	1	1	10
D2	02		1	1	1	02
03	03	FINED	D3	1	1	03
D4	-1	UNDEFINED	1	1	Œ	04
DS	1		1	1	ш	90
90	1		1	1	1	90
70	1		1	1	1	07
æ	*	æ	a	*	Œ	8
20	21	20	40	40	41	4
-	-	0	1	-	-	-

NOTE	Bits D0-D2 are output from the CPU to the gate array to designate the status of port P1 and RMT in the gate array.	MO M STATUS AT ADDRESS 10 0 1	MO STATUS AT ADDRESS 43 0 1 0 1	REMOTE OF CMT OFF ON OFF OFF	RTS OF RS-232C PORT OFF OFF ON	M1 0 OUTPUT MODE	1 INPUT MODE	M2 O CMT MODE	1 RS-232C	Read the device code of "05" from the mini-floppy disk drive unit (FP-1021FD) at power-on.	8-bit parallel data is output for the printer to the gate array once then output to the printer.	D7 is set to 1 to indicate that the line buffer of the Centronics standard printer is full, causing the CPU to temporarily stop transfer of 8-bit data to the printer.	These indicate the read status of each bit of the status register in the FDC of the FP.1021FD. The CPU performs the appropriate disk operation according to this information. A bit set to 1 indicates there is a status, and a bit set to 0 indicates there is no status.  DOB (DO): Drive 0 is executing a seek command or holding for an interrupt request for termination of the seek.
00	MO									-	00	T	D08
D1	M									0	10	1	B10
D2	M2									-	D2	1	D2B
D3	0									0	D3	1	D3B
D4	0									0	D4	1	CB
DS	1									0	90	1	MON
9Q	1									0	90	1	OIO
07	1									0	07	8	ROM
R/W	>									Œ	*	Œ	Œ
ADDRESS	43									40	۸ 08	18	08
SOD	-									0			0

NOTE	D2B (D2): Same as for D0B except that it is drive 2 instead of drive 0.  D3B (D3): Same as for D0B except that it is drive 3 instead of drive 0.  CB (D4): FDC is now executing the execution phase of the phase command or the result phase of the ready write command, and cannot accept other commands as long as this bit is 1.  NDM (D5): FDC is now transferring data in the non-DMA mode and is requesting service from the CPU.  DIO (D6): Designates direction of data flow D6 is 0 if flow is from the CPU to the FDC. D6 is 1 if the flow is from the FDC to the CPU.  Status of the data register is designated by ROM bit D7.  Status of the data register is designated by ROM bit D7.  Status of the data register is designated by ROM bit D7.  Status of the data register is designated by ROM bit D7.	Reads 8-bit data from the data register of the FDC.	Writes 8-bit data in the data register of the FDC.	Writes 8 bits of random data in the input terminal TC of the FDC informing the FDC that the read or write operation from the CPU has ended.	Transfers (writes) 8 bits of random data to the FD control circuit of FP-1021FD, which is decoded to form the MOTOR ON signal.	Transfers 8 bits of random data to the FD control circuit, which is decoded to form the RESET signal.	Reads status bits D0 and D7 from the status register in the FDC. If D0 is 1, the FDC is ready to receive data, and if D7 is 1, an interrupt from the FDC has been made to the CPU.	
00		00	00	00	80	80	Œ	
10		10	10	2	10	2	1	
D2		D2	02	02	02	02	1	
D3		D3	D3	03	03	D3	1	
D4		D4	D4	D4	D4	04	1	
05		DS	90	90	90	90	1	
90		90	90	90	90	90	1	
10	ni seore i menter milijarene orto	10	07	07	0.7	0.7	TN.	308
R/W	STACE STORE SPECIAL SET STATE OF SET	Œ	3	3	3	3	æ	
ADDRESS		18	81	82	84	98	98	
gos		0	0	0	0	0	0	P. C. C.

# 5. DISASSEMBLY/ASSEMBLY

# 5-1. DISASSEMBLY

REMOVING UPPER HOUSING

- REMOVING UPPER HOUSING

  1) Turn the power switch off and disconnect all peripheral devices. Also remove RAM and the from their compartments. ROM packs from their compartments. 2) Remove 4 screws at each corner of the lower housing.
- 2) Remove 4 screws at each 2

  3) Unhook the 4 hooks from the upper housing (2 at the front and 2 at the rear), then life the screws at each 2. the upper housing straight up.
- 4) While holding the upper housing, unplug the 2 flexible green cables with your other hand.
- 5) Disconnect the 2 green ground wires from the power supply section.

# REMOVING DISPLAY PCB (P1-E2)

1) Remove 4 screws from each corner of the display PCB (P1-E2).

WARNING: Never try to remove the LCD or the three LSI chips (two of which are under neath the LCD). You must replace the entire PCB with a new one when one of these components fails.

# REMOVING CONDUCTIVE RUBBER SHEET AND KEYTOPS

- 1) Remove 17 screws from the tops of the P1-E4 and P1-E3 PCBs, then remove the plastic spacer and the conductive rubber sheet.
- 2) To remove a keytop, unhook the two diagonal hooks while the upper housing is lifted-up so that the key top will drop down by itself when the two hooks are released as shown in Fig. 5-1.




Fig. 5-1 REMOVING KEY TOP

### REMOVING MAIN PCB (P1-1)

- 1) Remove the battery compartment for the operating battery, then remove 2 screws holding FDD connector on the chassis with a phillips screwdriver through the slot.
- 2) Remove 6 screws (4 on top of the main PCB and 2 on top of the power supply PCB (P1-1)).

  Disconnect the five pix Disconnect the five-pin power connector and turn over the power supply PCB to the left as if you were opening a as if you were opening a page in a book. Note the metal collars around the two shafts that sit on the power supply PCB. Take these collars away but not to low. collars away but not to loose.
- 3) Remove 3 screws holding the PCB (P1-B) that the printer connector, CMT connector, and RS-232C port connector, and RS-232C port connector are located on. Remove the PCB. 5-2. ASSEMBLY

Assembly is simple – just reverse all the steps in the disassembly procedure.

#### & EXPLANATION OF CIRCUITS




Fig. 6-1 CPU BLOCK DIAGRAM




Fig. 6-2 PIN CONFIGURATION

SIGNAL NAME	1/0	FUNCTION
A8 – A15	0	ADDRESS BUS  An 8-bit address bus that can be used as the high group of memory but like as an 8-bit I/O address bus.
AD0 – AD7	1/0	Bidirectional address bus or data bus.  Lower 8 bits of memory address (or I/O address) are output to these has line at the first clock cycle. During second and third clock cycles, the bus is data bus. These bus lines assume a high impedance in HOLD and HALL made
ALE	0	Address latch enable output  This output is high during the first clock cycle, causing the address to be impalted the latch circuit of a peripheral device. The signal has been programmes to ensure set-up and hold times for read-in address information at its falling edge. It is also used as the strobe signal for status information.
S0, S1	0	Status output  Coded status of bus cycle.
		S1 S0
		HALT 0 0
THE RESERVE THE PARTY OF THE PA		WRITE 0 1
		READ 1 0
		FETCH 1 1
RD	0	Read enable output  When high, this output enables reading of selected memory or 1/O address and indicates that the data bus is being used for data transfer. It assumes a high impedance in the HOLD and HALT modes.
WR	0.	Write enable output When high, this output enables data on the data bus to be written to a memory I/O address. Data is stored at the falling edge of WR. The output essures a high impedance in the HOLD and HALT modes.
RST5.5 RST6.5 RST7.5	1	Restart interrupt request input These three interrupts have the same timing with respect to INTR. Each him different restarting point internally, and priority of interrupts starts from RST7.5, RST6.5, and RST5.5; all three interrupt requests have a higher priori
RESET OUT	0	Reset output This signal indicates that the CPU is reset. The signal can also be output
RESET IN		Reset input Input from this terminal causes the program counter to be set to 0 and both interrupt enable and HLDA flip-flops to be reset. However, other flee and registers than the instruction register are not affected. This reset condition maintained until it becomes inactive.

SIGNAL NAME	1/0	FUNCTION
X1, X2	1/0	Clock input  A crystal oscillator is connected to these two terminals, or a clock signal is generated and transferred by periphral device to the CPU through these terminals.
CLKOUT	0	Clock output  Output of the clock from the CPU; it is used to synchronize operation of an I/O device with that of the CPU.
10/M	0	Data transfer cntrol output  Output from this terminal designates read/write from/to memory or an I/O device. The terminal assumes a high impedance in the HOLD and HALT modes.
READY	_	Ready signal  If this signal is 1 during the read/write cycle, memory or a peripheral (I/O) device is ready to transfer or receive data. The CPU waits for this signal to go high then completes the read or write cycle. This signal must be on long enough to ensure the set-up and hold times.
SID	1	Serial input data  I/O data (in the FP-200, from the keyboard) is input to 7th bit of the accumulator in the CPU through this terminal when the RIM instruction is executed.
SOD	0	Serial output data Serial data is output from this terminal; it is controlled (set or reset) by the SIM instruction.

Note: Functional descriptions of signals not used in Casio FP-200 are omitted from this table.




Fig. 6-3 CLOCK PULSE TIMING CHART




Fig. 6-4 READ/WRITE TIMING CHART INSTRUCTION FETCH CYCLE




Fig. 6-5 TIMING CHART FOR INSTRUCTION FETCH CYCLE

#### 6-2. GATE ARRAY (μPD65010G-030)

After the CPU, the next most important device in the FP-200 is the CMOS gate array. The gate array interfaces between the CPU and I/O devices such as a Centronics-compatible printer, RS-232C port, etc.; the gate array simplifies the entire system. The gate array programmed for FP-200 can access the LCD display, RS-232C port, printer, mini-plotter, CMT, and the keyboard.

#### PIN CONFIGURATION




Fig. 6-6 PIN CONFIGURATION FOR GATE ARRAY μPD65010G-030

#### BLOCK DIAGRAM OF GATE ARRAY




Fig. 6-7 BLOCK DIAGRAM OF GATE ARRAY

	PIN NO.	1/0	DESCRIPTION
SIGNAL NAME	2	1	The write enable signal is generated by the CPU and causes the CPU to write data to the gate array when it is 0. (Active low)
A0 – A7	11-4	0	The low group of address bits are derived from address outputs and which are latched by the ALE signal.
AD0 - AD7	19-12	1/0	This 8 bit bus line can be used as either a low add
ADU - AU	20	1	This programmable input/output port has been
P2	20		mini-plotter.
P1	21	0	This output port is set by software as the output port for CMT data or RS-232C data.
PO	22	1	This port is also set by software as the input port for the decoded signal CTS and DSR from RS-232C port.
ŌP	23	0	When this signal is 0, instructions are transferred to the LCD controller from the gate array. This is the enable signal that allows instructions to be transferred over the data bus.
φ1, φ2	25, 24	0	These clock pulses are generated and transferred by the gate array to synchronize the LCD controller's operation.
VDD	26, 58	1	+5 V DC
GND	27	-	Signal ground
CE4	28	0	If this signal is 0, the FDC of the FP-1021FD is informed that the gate array has data to transfer to it.
CE3	29	0	If this signal is 0, the CPU is informed that the I/O device is ready for data.
CE2	30	0	This chip enable signal accesses the LCD controller chip of the right half. (Active low)
CE1	31	0	This chip enable signal accesses the LCD controller chip of the left half. (Active low)
KIO – KI7	40-33	1	This 8-bit signal is returned from the keyboard matrix circuit (originally derived from data signals D0-D9).
D0 - D9	50-41	0	Output data (including general data and instructions) that is transferred to the two LCD controllers, printer, mini-plotter, and the keyboard.
CPUS	51	0	This input is always 1 (+5 V), which causes AD0-AD7 to be timeshared
ACKNLG	52	1	As each byte of data is received by the printer or by the mini-plotter, and
BUSY	53		and the control of th
		-	The busy signal announces a busy condition in the printer or in the mini-plotter at this terminal and causes the READY signal to reset (not active).

IDTION

SIGNAL NAME	PIN NO.	1/0	DESCRIPTION
STROBE	54	0	This strobe signal is used to synchronize writing data to the printer buffer from the CPU.
RMT	55	0	If this signal is 1, the AND gate for the remote control circuit of CMT and the NAND gate circuit of RST for RS-232C port are enabled.
EAR	56	1	This input terminal is set for serial data for incoming port CMT and for the RS-232C port.
MIC	57	0	Output data from this terminal is serial data and is transferred to CMT or RS-232C port.
RST7.5	59	0	Each time low key-in signal (KI0-KI7) is input to the gate array, an interrupt request signal is generated and input to terminal RST7.5 of the CPU.
RST	60	1	This reset signal from the CPU initializes the registers, the counter, and the flag register in the gate array.
X1	61	1	Clock input derived from the CPU. This in the gate array signal is used to synchronize the functions and I/O derives controlled by the gate array.  Clock frequency is about 3 MHz.
READY	62	0	This ready signal differs from the ready signal previously explained.  This ready signal declares that the serial data control circuit of the gate array is ready to operate.
IO/M	63	1	This selecting signal from the CPU selects either a memory area or I/O area. This signal decodes the original IO/M signal (always 1 when the CPU designates an I/O device, but always 0 when CPU selects a memory area).
RD	64	1	When this signal is 0, it is time for the CPU to read data or status information which contain device condition information from the gate array through data bus.

# 6-3. TIMER (RP5C01)

A programmable timer used in this system, the RP5C01, can count time the A programmable timer used in the month/year (including leap year), has two and seconds), keep track of the date/month/year (including leap year), has two modes (12-hour with AM and PM or 24-hour), etc. modes (12-hour with AM and FW of 2 AM memory protected by an external backup.




Fig. 6-8 PIN CONFIGURATION OF TIMER

#### BLOCK DIAGRAM OF TIMER




Fig. 6-9 BLOCK DIAGRAM OF TIMER

1/0	DESCRIPTION
1	Both input signals are chip-select signals, which are used to select this device. Port CS (active low) interfaces the CPU and this device; port CS (active high) is connected to the power-down detector circuit (RESET circuit) to initialize the count when the power voltage becomes low and there is not enough power for all components.
1	The 4-bit address bus supplied by the CPU can designate 16 address (0-F).
1	The read enable signal is from the CPU and is used by the CPU to read time and calendar data when it is 0.
1	Write enable signal. This signal is also from the CPU and is used by the CPU to write data that sets starting time.
1/0	Bidirectional data bus. These data bus lines are connected directly to the CPU.
1/0	Terminals to connect crystal oscillator. Clock frequency is 32.768 KHz.
1	DC +5 V
	1 1 1/0

Note: All functions not used in the FP-200 are omitted.

WRITE CYCLE (CS = "H")




Fig. 6-10 WRITE OPERATION TIMING CHART

READ CYCLE (CS = "H")




Fig. 6-11 READ OPERATION TIMING CHART

#### 6-4. MEMORY INTERFACE

The circuit below can access, by enabling CE1 and CS, the built-in 8K RAM (each RAM has 2K) and a maximum of up to three optional 2K RAM packs or two 2K RAMs and one 8K ROM packs.

When  $\overline{WR}$  or  $\overline{RD}$  signal is 0 (the CPU can read or write data to memory), the output at inverting NOR gate G2 becomes active and simultaneously pin 3 of J2 is also active (caused by active address A15 and  $\overline{IO/M} = 0$ ). These two low-active inputs at gate J2 cause the output at pin 6 of the gate to be 0, and  $\overline{CE1}$  enables all RAMs of the main memory; it can also enable them through gate E10 if the AUTO-POWER-OFF signal is off (active high) and inverter D10 for decoder H3. In the decoder, timesharingly seven different chip select ( $\overline{CS}$ ) signals for four RAMs of the main memory and three optional memory packs, are output and each chip select signal corresponds to particular address allocation as shown in address table below.

LOCATION: MAIN PCB (P1-1)





Fig. 6-12 MEMORY INTERFACE CIRCUIT

The memory areas between 8000H and FFFFH, between 32,768 and 65,535, from 0000H to 7FFFH (of 32K memory area) are selected by active or by non active address A15. That is, the ROM contains BASIC and CETL interpreters is selected when A15 is off. Gate J2 makes this possible with low signal of IO/M applied at input pin 13. The purpose of AUTO POWER OFF as an input to gate E10 is to protect memory (from destruction or invalid data due to low power). It does this by not letting the enable signal access the decoder H3. Refer to the explanation of AUTO POWER OFF for the theory function of this circuit.

MEMORY ADDRESS ALLOCATION TABLE

	DEVICE	
ADDRESS	MAIN RAM CHIP 1	
8000H - 87FFH	" 2	
8800H - 8FFFH	" 3	
9000H - 97FFH	,, 4	
9800H - 9FFFH	OPTIONAL RAM PACK 1	
OOOH-BFFFH	OPTIONAL NAME AND 2	
000H - DFFFH	The best of the state of the st	
OOOH - FFFFH	" 3 OR ROM PA	CK

# SN74LS139N (IC NO. H3) CIRCUIT DIAGRAM AND TRUTH TABLE



	INPUTS ENABLE SELECT				
SELECT			OUT	PUTS	
В	A	YO	Y1	Y2	Y3
X	X	Н	Н	Н	Н
L	L	L	Н	Н	Н
L	Н	Н	L	н	н
C. Barre	L	Н	Н	L	Н
	Н	Н	Н	Н	L
	B X L H	B A X X L L H H L H H H	B A Y0 X X H L L L L H H H H H H	B A Y0 Y1 X X H H L L L H L H H L H H H	B A Y0 Y1 Y2  X X H H H  L L L H H  L H H L H  H L H H L

Fig. 6-13 CIRCUIT DIAGRAM AND TRUTH TABLE FOR SN74LS139N

# 6-5. GATE ARRAY (CPU INTERFACE)

Two ready signals, output from the gate array to the CPU, report the ready status. However, the output from pin 62 informs the CPU of the ready status in the control circuit of the gate array and the output from pin 29 declares the ready status in a peripheral device (such as a printer or mini-plotter).

The ready signal from pin 29 is NORed with the high-active IO/M signal to assume that the ready signal is generated only when the CPU accesses an I/O address.

AND gate G2 allows the CPU to access the gate array while both inputs (IO/M and SOD) are 1; the two H2 gates allow the CPU to access an I/O device while IO/M is 1 and SOD is 0. In other words, gates H2s and G2 switch over between I/O addresses when SOD changes from 1 to 0. When output from SOD is 1, the I/O address map of left half on page 6 is chosen; when it is 0, the address map of right half is chosen.

LOCATION: MAIN PCB (P1-1)




Fig. 6-14 GATE ARRAY CPU INTERFACE CIRCUIT

# 6-6. FDD INTERFACE

The following circuit is the interface for data and control signals between the gate and place of the following circuit is the interface for data and control signals between the gate and place of the following circuit is the interface for data and control signals between the gate and place of the following circuit is the interface for data and control signals between the gate an

The following the FDD model FP-1021FD.

FDD model FP-1021FD.

Address A15 is used for various accessing and enabling controls in the FDD. First A15 is Address A15 is used for various accessing and enabling controls in the FDD. First A15 is National Address A15 is used for various accessing and enabling controls in the FDD. First A15 is National Address A15 is used for various accessing and enabling controls in the FDD. First A15 is National Address A15 is used for various accessing and enabling controls in the FDD. First A15 is National Address A15 is used for various accessing and enabling controls in the FDD. First A15 is National Address A15 is used for various accessing and enabling controls in the FDD. Address A15 is used for various accessing to A15 is used for various a is met. Then the signal is inverted by the gate H1.

ed with SOD is inverted by the gate II.

is met. Then the signal is inverted by the enable signal at buffer gates D2 and C2 and C3 and C3 and C4 and C4 and C4 and C4 and C4 and C5 and C4 and C5 and pin 4 of first gate H1 allows FDD operations pin 4 of first gate H1 allows FDD operations at I/O address 40-4FH. The second like CPU to read the allocated device code in the FDD at I/O address 40-4FH. The second like CPU to read the allocated device code in the FDD at I/O address 40-4FH. The second like CPU to read the allocated device code in the FDD at I/O address 40-4FH. The second like CPU to read the allocated device code in the FDD at I/O address 40-4FH. The second like CPU to read the allocated device code in the FDD at I/O address 40-4FH. The second like CPU to read the allocated device code in the FDD at I/O address 40-4FH. The second like CPU to read the allocated device code in the FDD at I/O address 40-4FH. The second like CPU to read the allocated device code in the FDD at I/O address 40-4FH. The second like CPU to read the allocated device code in the FDD at I/O address 40-4FH. The second like CPU to read the allocated device code in the FDD at I/O address 40-4FH. CPU to read the allocated device code in the CPU reads data from second when the CPU reads data from second while the CPU

FDD.

Signal S1 (active low) indicates the operating status of the CPU and lets buffers C1 and CPU to the FDD (refer to function description for the CPU and lets buffers C1 and CPU and C Signal S1 (active low) indicates the open signal S1 (active low) indicat C1, D2, D3, D1 and D2 are bus buffer ICs.

LOCATION: MAIN PCB (P1-1)




Fig. 6-15 FDD INTERFACE CIRCUIT

PIN NO.	IN/OUT	SIGNAL NAME	PIN NO.	IN/OUT	SIGNAL NAME
A1		- 4	B1	0	GND
A2			B2	0	GND
A3			В3		
A4	0	GND	B4		
A5	0	GND	B5	0	RESET
A6	0	REQ	B6	0	GND
A7	0	RD	B7	0	WR
A8	0	CS	B8		
A9		-	B9		BOOK - Alvert
A10	Residence of	_	B10		<b>医</b> 以及三角
A11			B11		· · · · · · · · · · · · · · · · · · ·
A12			B12	1	INTD
A13	1/0	D0	B13	1/0	D1
A14	1/0	D2	B14	1/0	D3
A15	1/0	D4	B15	1/0	D5
A16	1/0	D6	B16	1/0	D7
A17	0	ĀŪ	B17	0	ĀĪ
A18	1/0	Ā2	B18	0	GND
A19	0	GND	B19	0	GND
A20	0	GND	B20	0	GND
A21	0	GND	B21	0	GND
A22	0	GND	B22	0	GND
A23	0	GND	B23	0	GND
A24	0	GND	B24	0	A15
A25		7610 4 4 6 10 50	B25		
A26		-	B26	0	GND
A27			B27	0	GND
A28		-	B28		

<sup>&</sup>quot;-" indicates that the pin is not used.

# 6-7. PRINTER/MINI-PLOTTER INTERFACE

PRINTER/MINI-PLOTTER

The circuit diagram below is the interface circuit for Centronics compatible to the circuit diagram below is the interface signal timing chart is shown at the bottom of the page. The circuit diagram below is the circuit diagram below is shown at the bottom of the page

LOCATION: MAIN PCB (P1-1)

GATE ARRAY (μPD65010G-030)




Fig. 6-16 PRINTER/MINI-PLOTTER INTERFACE CIRCUIT





Fig. 6-17 INTERFACE TIMING CHART

# PRINTER AND MINI-PLOTTER CONNECTOR CONFIGURATION

Note: Without using the ACKNLG or BUSY line, data transfer can be executed. However, the unused lines must be connected to GND.



PIN NO.	1/0	SIGNAL	PIN NO.	1/0	SIGNAL
1	0	STROBE	19		GND
2	0	DATA1	20		GND
3	0	DATA2	21		GND
4	0	DATA3	22		GND
5	0	DATA4	23		GND
6	0	DATA5	24		GND
7	0	DATA6	25		GND
8	0	DATA7	26		GND
9	0	DATA8	27		GND
10	1	ACKNLG	28		GND
11	1	BUSY	29		GND
12			30		GND
13			31	0	RESET
14			32	1	ERROR
15			33		GND
16		GND	34		
17		FG	35		
18			36		

# 6-8. CMT INTERFACE

CMT INTERFACE

The CMT interface in this model is compatible with the "Kansas City standard,"

The CMT interface in this model is compatible with the "Kansas City standard,"

The CMT interface in this model is compatible with the "Kansas City standard,"

The CMT interface in this model is compatible with the "Kansas City standard,"

The CMT interface in this model is compatible with the "Kansas City standard,"

The CMT interface in this model is compatible with the "Kansas City standard,"

The CMT interface in this model is compatible with the "Kansas City standard,"

The CMT interface in this model is compatible with the "Kansas City standard,"

The CMT interface in this model is compatible with the "Kansas City standard,"

The CMT interface in this model is compatible with the "Kansas City standard,"

The CMT interface in this model is compatible with the "Kansas City standard,"

The CMT interface in this model is compatible with the "Kansas City standard,"

The CMT interface in this model is compatible with the "Kansas City standard,"

The CMT interface in this model is compatible with the "Kansas City standard,"

The CMT interface in this model is compatible with the "Kansas City standard,"

The CMT interface in this model is compatible with the "Kansas City standard,"

The CMT interface in this model is compatible with the "Kansas City standard,"

The CMT interface in this model is compatible with the "Kansas City standard,"

The CMT interface in this model is compatible with the "Kansas City standard,"

The CMT interface in this model is compatible with the "Kansas City standard,"

The CMT interface in this model is compatible with the "Kansas City standard,"

The CMT interface in this model is compatible with the "Kansas City standard,"

The CMT interface in this model is compatible with the "Kansas City standard,"

The CMT interface in this model is compatible with the "Kansas City standard,"

The CMT interface in this model is compatible with the "Kansas City standard,"

The CMT interface in this model The CMT interface in this model is compared to the principles of data computer hardware applications. This standard regulates the principles of data computer hardware tape with using a commercially sold cassette tape with using a commercially sold cassette tape player player. computer hardware applications.

computer hardware applications. commercially sold cassette tape with a commercial sold cassette tape with a case of tape with a commercial sold cassette tape Typical regulated standard signal distinguished by its frequency and number of pulses. Logical 0 consists of four 12 kg distinguished by its frequency and number of pulses. (A byte consists of a start bit (all pulses) and the consists of a start bit (all pulses) and the consists of a start bit (all pulses). distinguished by its frequency and distinguished by 8 bits of data, 1 parity bit, and 2 logical 1 bits respectively.

# DATA FORMAT





Fig. 6-18 DATA FORMAT

# CMT CONNECTOR CONFIGURATION



PIN NO.	1/0	SIGNAL
1		
2		GND
3		
4	0	MIC
5	1	EAR
6		REM+
7		REM-
8		
CASE		FG

MIC TERMINAL

EAR TERMINAL

REMOTE

OUTPUT IMPEDANCE OUTPUT VOLTAGE INPUT IMPEDANCE INPUT VOLTAGE

5 ΚΩ 3 mVp-p 10 KΩ 3 - 10 Vp-p 24 V, 1 A

#### 6-9. REMOTE CONTROL CIRCUIT

The model FP-200 has an auto start-stop tape player function which turns the motor on or off for read/write operation in CMT.

The function switching the relay switch on-off to power a cassette player's motor is controlled in software as CMT mode is selected, and is stopped automatically when it ends.

As CMT mode is selected and while the power-down detector is not active (it goes low if the power supply voltage becomes abnormally low), transfer data from the gate array is input to AND gate G2 pin 4 through inverter G1 and high level signal of RMT is input to the other terminal to active the AND gate.

Two diodes form a wired AND logic gate, that is the voltage drop at both cathodes is high then output of the AND gate at base of transistor is high also, which causes the transistor to turn on, and causes current to flow through the coil of the relay switch then through the collector-emitter of the transistor.

As current flows, magnetism is generated in the coil, which closes the terminals REM+ and REM-. This shorting condition is held as long as P1 and RMT are 1.

However the relay switch is released if the remote on-off switch on the keyboard is turned off. This causes a low voltage (GND) to be applied to the base of the transistor. If a low power supply voltage is detected, the AND function is turned off (not satisfied).

#### LOCATION: MAIN PCB (P1-1)




Fig. 6-19 REMOTE CONTROL CIRCUIT

# 6-10. RS-232C INTERFACE

The FP-200 can communicate with other computers through moderns. Serial data at a fixed to of 300 baud is sent by the half-duplex asynchronous (or synchronous) mode. In the receive mode, the output of invert NAND gate C8 pin 3 is input to the gate array possible p

LOCATION: MAIN PCB (P1-1)




Fig. 6-20 RS-232C INTERFACE CIRCUIT

TIMING CHART

DTR ALWAYS HIGH

RTS

DSR-CTS

TXD

A


START

A

A

END

Fig. 6-21 SIGNAL TIMING CHART FOR OUTPUT MODE



Note: Input data is valid only when DSR-CD is 1.

Fig. 6-22 SIGNAL TIMING CHART FOR INPUT MODE

# RS-232C PORT CONNECTOR CONFIGURATION



DIN 8PIN

1	OUT	DTR
2		GND
3	OUT	TxD
4	IN	RxD
5	IN	DSR
6	IN	CTS
7	IN	CD
8	OUT	RTS
CASE	-	FRAME GROUND

#### 6-11. DISPLAY

Display section P1-E2 consists of three blocks: two 100-PIN flat type MSM6216-019s of controlling dots horizontally, one 100-PIN flat type MSM6215-01GS of for controlling dots vertically, and liquid crystal display (LCD) that can display a maximum of 64 dots vertically and 160 dots horizontally (10,240 dots altogether).

In addition to these blocks, a variable resistor (VR) can vary contrast on the LCD; turning in VR clockwise increases the contrast, and turning it counterclockwise decreases the contrast. The two LSI devices control dots horizontally, each responsible for half of the LCD; that each is responsible for 80 dots. Each controller has a 64-bit x 128-byte ROM character generator and an 8-bit x 64-byte on-chip RAM. The vertical controller chip (MSM6215-0168 x controls dots vertically and can also control the two horizontal controllers.

#### SIGNAL NAME AND DESCRIPTION

# HORIZONTAL CONTROLLER CHIP (MSM6216-01GS-1K, 2 DEVICES)


SIGNAL NAME	PIN NO.	1/0	DESCRIPTION
Y1 - Y80 (OR Y81 - 160)	1-13, 51-100	0	Each address signal designates a dot, its location corresponding to its horizontal position. Signals Y1-Y80 are output from the left half of the two controllers and control the 1st to 80th dots. Signals Y81-Y160 are output from the right half and control the 81st to 160th dots.
D1 - D4	47-50	1/0	A 4-bit data bus transfers control information data, character data, and status data to or from this LSI chip.
φC1, φC2	44,45	1	Clocks generated by the gate array are used to synchronize the controller's function with that of the gate array.
CE1 (or CE2)	, 41	1	Chip select signal. Chip select signal CE1 selects the left controller of the two; CE2 selects the right controller.
V5, V3, V2	36, 37, 38	1	These LCD drive voltages are generated by the multi-comparator (LA5310) and determine the contrast on the LCD.
φf, φhm φs1, φ2	32-35	1	Clocks generated by the vertical controller chip for the two horizontal controller chips.
OP .	46	1	An enable signal used for the LCD controllers when the gate array transfers instructions (not just display data) to the horizontal controller chips. It is an active-low signal; instruction data is transferred to the gate array when it is 0.
M1, GND, VDD1, 2	39, 40, 42, 43	-	Signal ground
X1 – X64	48-41, 39-16, 14-1, 83-100	0	This signal specifies a vertical dot address on the LCD.
XOUT, XIN	49, 50	1/0	Connecting terminals for crystal oscillator. In this model, 6.16-MHz clock frequency is input to this controller chip.

RIGNAL NAME	FIN NO.	1/0	DESCRIPTION
VB, V4, V1	61-63		LCD drive voltages generated by the multi-comparator determine the contrast on the LCD. These voltages are set by adjusting the variable resistor.
¢1, åhm ¢1, å3	59 62	0	These clocks are output from this chip for the two horizontal controller chips for vertical scans. These signals are synchronizing signals which cause horizontal data to be output.

## MULTICOMPARATOR

to change the contrast, the multi-comparator changes its output voltages, which are applied to the vertical controller chip and the two horizontal controller chips. Each output from the comparator is varied within some extent when the reference voltage that determines output level is varied. The reference voltage is varied between -3.0 V (darkest contrast) and -10.2 V (lightest contrast) measured at the emitter of transistor 2SA1015. Outputs vary as shown in the table below.

LCD DRIVE VOLTAGE	V1	V2	V3	V4	V5
MAXIMUM VOLTAGE	+3.5	+2.0	-1.0	-2.0	-10.0
MINIMUM VOLTAGE	+4.0	+3.0	+0.5	-1.5	-2.5



## 6-12. POWER-DOWN DETECTOR CIRCUIT

To protect contents of main memory from the dangers caused by a low power supply voltage, the circuit shown below provides a reset pulse to stop the CPU when the power (+5 V) goes down below +3.8 V.

When the power is between +5 V and +3.8 V, output from pin 7 of the comparator is about ground level, causing transistor 2SC945 to be off. Therefore, voltage drop at the collector of the transistor is high and consequently output from inverter D10 pin 2 is also high.

Suppose the input voltage is negative (-), pin 6 drops to less than 3.8 V, the output level at pin 7 is reversed — its previously low level is about +5 V. Then the LED is lit and the transistor 2SC945 is turned on causing the output from D10 pin 2 to be low. Thus, pulse length of the

LOCATION: MAIN PCB (P1-1)




Fig. 6-23 POWER-DOWN DETECTOR CIRCUIT

reset pulse should be equal to three basic clock pulses. The pulse delay causes the reset pulse length to be the three basic clock pulses resulting from the 100  $\Omega$  resistor and 0.47  $\mu$ F electrolytic capacitor, which form an integrating circuit.

The purpose of the reset pulse right after the power-on is not only to initialize the CPU but also to prevent mis-functioning of CMT remote control circuit and LCD display controllers.

Though the voltage drop between pin 6 of the comparator and ground has been set to 3.8 ± 0.5 V by adjusting the variable resistor, in case any of the components connected pins 6 and 5 (including the comparator itself) is replaced, the voltage drop must be confirmed again to see if it is within tolerances.

Two D10s shape up the reset pulse to be exact square wave.

## 6-14. POWER SUPPLY CIRCUIT (2)

The circuit shown below is mostly on the P1-S1 printed circuit board. The lower portion of the diagram is the auto-power-off circuit.

When battery power is used as main power source, the APO signal (generated by the main pCB when the unit is left on for seven to nine minutes) is applied to the base of transistor 2SC945, causing the collector voltage to drop or the voltage at pin 10 of TC40H000P (F-F gate reverses its output (to high).

LOCATION: POWER SUPPLY PCB (P1-S1)




Fig. 6-25 POWER SUPPLY CIRCUIT (2)

The high output is once inverted and becomes low so that voltage drop at base of transistor Q2 is forced low also.

The result causes transistors Q2 and Q1 to go off. Thus, +6 V from the battery cannot be supplied to the oscillation transistors.

The F-F holds its output status until ON KEY signal from the keyboard (active low) is input to pin 4 of the other input. The low input signal reverses the output status of the F-F (to low), causing transistors Q2 and Q1 to turn on.

When the AC adaptor is used as the main power source, the auto-power-off circuit, however since the power voltage is applied after transistor Q1, is useless and the power voltage from the adaptor is supplied to the oscillation transistors.

LIAGEO		Q	C	0	E	=	1
	6.0	0	5.0	6.0	6.0	0	07
WHEN DISPLAY ALIVE			^	0	6.0	5.0	1
WHEN MAIN POWER SOURCE ALIVE BUT NO DISPLAY	6.0	5.0	0		0.0	9.09	

## 3-PIN REGULATOR'S EQUIVALENT CIRCUIT




FIG. 6-26 REGULATOR EQUIVALENT CIRCUIT

The 3-pin regulator's internal circuit is shown above.

Transistors Q1-Q3 are band-gap transistors and provide a reference voltage. Accumulated voltage between the emitter and the base is utilized to generate stable voltage with low noise Transistors Q4 and Q5 form an error amplifier and transistor Q9 (a pass transistor) has it base connected with transistor Q8 to control output voltage.

Transistor Q7 controls current flow on the output line and transistor Q6 is sensitive to temper ture, detecting abnormal temperatures.

Transistors Q7 and Q6 protect the pass transistor. Transistor Q7 is turned on by an abnormal voltage and current on the output line, and transistor Q6 turns on by an abnormal temperature. They act as a passage gate to cause input flows through Q6 and Q7 instead of Q9.

Thus, the current flowing through the transistor Q9 is shut off and the output is curbed.

# CIRCUIT DIAGRAMS COMPONENT LAYOUTS

Main PCB SIDE 1




Fig. 7-1 MAIN P.C.B. FROM PARTS-LOCATED SIDE

Main PCB

SIDE 2




Fig. 7-2 MAIN P.C.B. VIEWED FROM PATTERN SIDE

## POWER SUPPLY PCB (P1-S1)

```
C2 DC DC CONVERTER

OS 25A 10EP TRANSISTOR (PASS TRANSISTOR)

O4 25C045 (APO ON-OFF TRANSISTOR)

O5 25C045 (APO ON-OFF TRANSISTOR)

O5 25C045 (FOR OSCILLATION)

O8 25D169

C2 TOSDHOOD ICINVERT OR GATE & INVERTER)

C3 TOSDHOOD ICINVERTER

O1 DC DC CONVERTER

O1 25C045 TRANSISTOR (FOR OSCILLATION)

O2 25C2662

(1) 156N05 VOLTAGE REGURATOR
```




Fig. 7-3 POWER SUPPLY CIRCUIT BOARDS

POWER SUPPLY PCB (P1-S2)




Fig. 7-4 POWER SUPPLY CIRCUIT BOARDS VIEWED FROM PATTERN SIDE

Notes;


- 1. All resistors without specification printed are ¼ W.
- 2. All diodes without specification printed are 1S2072K.
- 3. All voltage without voltage's name is Vdd 1, +5 V.
- 4. TC40H002P (E10)


GND → Pin 7, Vdd 0 → Pin 14


TC50H000P (D10)


GND --> Pin 8, Vdd 0 --> Pin 1

IC CODE	IC NAME
C6, H1	ТС40Н000Р
E10, H2	TC40H002P
G2	TC40H008P
C8, J2	TC40H032P
C4	TC40H138P
Н3	TC40H139P
K4	TC40H245F
D2, C2	TC40H368P
B7, F3	TC4050BP
D10, D3, G1, G3	TC50H000P
B8, K6, G8, L6	TC50H001F
B9, A9, D1, C1, C3	SN74LS367AN
B6	SN75188N
A8	SN75189N
L10, K10, K9, K8	μPD449G-1 (or TC5518BF-20)
G4	μPD65010G-030
G6	MSM80C85AGS
D4	HN613256PC01
C5	RP5C01











MODEL NO.:

DRAWING NAME:

DRAWING NO.:





# TEST PROGRAM

The test program, its file name TP and loaded from the floppy diskette, can diagnose the following the internal hardware circuits, components, and peripheral devices that are applied to the following the followin The test program, and peripheral devices that are available to the ing internal hardward internal hardward in internal hardward has, however, limitation to its capability and it cannot detect FP.200. This program can run under the conditions where the CPU and the gate all kinds of trouble.

all kinds of trouble, all power voltages are normally provided to all sections, and the gate array functions normally.

#### MENU 8.1.

MASK ROM CHECK	COMMAND CODE (PROGRAM FILE NAME)
MASK ROM CHECK	····· MR
DATE VIIII	
DATA	
DAIA WITH - STATE THAT FACE	
DATA WRITE IN PRINTER	RM
MEMORY DUMP	LP
SETTING AND COUNTING TIME	DM
DISPLAY CHECK	····· TM
DATA WRITE AND READ IN CMT	DP
AUTO-POWER-OFF CHECK	MT
MEMORY LOOP CHECK	···· AP
KEY ENTRY CHECK	AP Y
DATA TRANSFER/RECEIVE THROUGH I	C 2222 POPT
DATA RECEIVE	15-232C PORT
DATA TRANSFER	
FDD READ/WRITE CHECK	FD

Note: This test program cannot check the internal main RAM of 8K bytes.

#### PREPARATION

Before start this program, you must have a FP-200 to be checked, a working FP-1021FD, AC adaptor AD4180, and the diskette of the test program ready before proceeding to the steps below.

- 2-1. First remove the power battery pack from the unit and insert the pack from FDD unit FP-1021FD.
- 2-2. Connect the power jack from the adaptor into the unit. The female jack locates on your right hand.
- 2-3. Turn on the power of the FP-1021FD first, then the FP-200.
- Set the dialect selection switch to BASIC.
- 2-5. Insert the test program diskette slowly into the drive unit. This diskette must remain in operation in the drive unit until the testing ends.

#### OPERATION

Enter the following commands and keys to begin the program.

RESET A
AREA 1000 A
MOUNT 1 A
LOAD "TP", R

After about 20 seconds, the indication shown in Fig. 1 appears on the LCD.

Note: Entering a command code only causes its program run to be effective when the indication on the LCD is shown as in Fig. 1. When the indication shows other than this, enter LOAD "command code no." then press the key to load the program from the test program diskette.

#### MASK ROM CHECK

Enter MR

This command checks the 32K mask ROM, (0000H – 7FFFH).

If result is correct, the indication shows "OK"; if not, the indication shows "ERROR" and its different sum amount.

## ROM PACK (FP-205ROM) CHECK

Enter ER

This command checks carry-add sum amount in the 8-K byte ROM pack (FP-205ROM) (E000H — FFFH) in the compartment.

PX-1 TEST PROGRAM

VER. 1.1

COMMAND = \_\_\_

Fig. 1

\* MASK ROM CHECK \*
\*\*\*\*\*\*\* OK \*\*\*\*\*\*\*

END? Y OR N =

# DATA WRITE IN HAM PACK

Enter CW [+1]

This command writes the formatted data in a This command writes the formatted data in a designated RAM pack (FP-201RAM) by you designated RAM pack (FP-201RAM) by you designated RAM pack (not appears, the indication shown on right Fig. 3 appears, the in

Writing ends at once and no result is indicated in this mode.

Fig. 4 shows data is written in RAM pack no. 1 and the end message.

INDICATION ON LCD

END PACK NO. =

Fig. 3

END PACK NO. = 1

Fig. 4

## DATA VERIFICATION IN RAM PACK

- 1. Enter CR
- 2. Enter RAM pack number [4]

This command verifies data in a RAM pack (FP-201RAM) that is written by the command CW and indicates its result.

If verification is correct, then no result is displayed, but when the verification is not correct, the indication shows error address from the starting address of that RAM pack memory address to the last memory address, twice wrong read data and original data respectively from left to right on the LCD as shown in Fig. 5.

C000 FF FF 20 C001 FF FF 21 C002 FF FF 22 C003 FF FF 23 : : : :

## DATA WRITE CHECK IN RAM PACK

Enter RM [4]

This command writes formatted data in designated RAM pack by you and then verifies that data. After verification, regardless of its result, the indication shows the result of each RAM IC to 4 in the RAM pack as shown in Fig. 6.

Fig. 6 shows erratic verification in RAM pack No. 3 and, RAM IC numbers, RAM address, erratic data, and original data.

## DATA WRITE IN PRINTER

Enter LP [4]

This command outputs data, character code 20H-FFH and 0DH, to the printer FP-1012PR or FP-1011PL. One of printing out example is shown in Fig. 7. Of course, before executing this command, printer FP-1012PR or FP-1011PL must be connected while all units are turned off.

#### MEMORY DUMP

- 1. Enter DM
- 2. Enter starting address
- 3. Enter end address
- 4. Enter D or P

1 1

This command is used to dump memory contents in memory address anywhere between 0000H and FFFFH. You can designate any memory address area and also select the output device, a display or printer. Data is printed by two digits hexadecimal notation.

First enter start address then end memory address, and D or P, referring as to the display or the printer, consecutively.

PACK NO. = 3

RAM 1: E000 FF FF 00 RAM 2: E800 FF FF 00 RAM 3: F000 FF FF 00 RAM 4: F800 FF FF 00

PACK NO. = \_

Fig. 6




Fig. 7 PRINTING OUT ON FP-1011PL

START ADDRESS = FFF0


END ADDRESS = FFFF

[D] OR [P] ?D

FFFO FF FF FF FF

FFF4 FF FF FF FF

and the other from the center to bottom, simultaneously, so that each dot on the LCD can be checked, it takes about 40 seconds to complete the operation.



Lines move this way.

Fig. 11

## DATA WRITE AND READ IN CMT

Connect the CMT cable (FP-1084CMC), red jack to MIC input, black jack to EAR output and gray jack to REMOTE input (if exists), to a cassette tape recorder.

Set volume controller of the cassette tape recorder for recording at near maximum position.

- 1. Enter MT
- Then set the cassette tape recorder in recording mode.
- 3. Enter Y to begin recording.
- After recording ends, rewind the cassette tape until original starting position.
- 5. Enter Y to begin loading data.
- 6. Set the cassette tape recorder in play mode.
- When loaded data is verified and its data is correct, the indication shows message "OK" on the LCD as shown in Fig. 13 or "ERROR" if data is not correct.

When the cable is not properly plugged in, the indication does not show any message for its improper connection but it holds save or load indication until BREAK key is depressed.

#### AUTO-POWER-OFF CHECK

This command transfers APO signal from the main PCB to the power supply and the signal turns the power voltages off. Therefore, when this command is entered, the indication should disappears from the LCD if no hardware error exists. Otherwise, the indication shows an error message "NG" on the LCD as shown in Fig. 14.

- 1. Enter LOAD "AP"
- 2. Turn the power of FP-200 and FP-1021FD off.
- Unplug the power jack of the adaptor from the unit and the pack of FP-1021FD (disconnect FP-1021FD from FP-200).
- 4. Install the battery pack for the power source.
- 5. Turn the power of FP200 on and enter
- 6. Enter AP

\*\* CMT CHECK \*\*
READY FOR SAVE?

Fig. 12

\*\*\* LOAD DATA \*\*\*

TEST · SAD

\*\*\*\*\*\*\* OK \*\*\*\*\*\*

Fig. 13

\*\*\*\* APO CHECK \*\*\*\*

\*\*\*\*\*\*\* NG \*\*\*\*\*\*\*

END? Y OR N

To terminate this mode enter BREAK key, of y to proceed to next check operation, memory loop.

Note: From step 5, the adaptor should not be used. Use the battery pack instead.

# MEMORY LOOP CHECK

This command verifies data in a RAM pack loop which is written by the command CW, and shows its result in the same manner that the command CR does.

- 1. Enter AP AY A
- 2. Enter Y
- 3. Enter RAM pack number 1 or 2 or 3

This mode does not end by itself. To terminate this mode, depress BREAK key.

When this check operation is succeeded from the auto-power-off check, you do not need to enter AP [ , simply enter Y only.

Indication in Fig. 15 shows that data in RAM pack 3 is not verified and the operation is in loop mode.

### KEY ENTRY CHECK

This command allows you to enter keys from the keyboard and the indication shows you the entered key symbol on top of it and its character code. It can confirm both key entries, lower case and upper case characters.

Enter KB [ and keys

To terminate this mode, enter we key or BREAK key.

END PACK NO. = 3 C000 C001 C002 C003 23

Fig. 15

\*\*\* KEY CHECK \*\*\*

INPUT KEY = 0

KEY CODE = 30

Fig. 16

## DATA TRANSFER/RECEIVE THROUGH RS-232C PORT

This check is used for data transfer and receive between two RS232C ports of FP-200. The data, 1, 2, 4, 8, 10, 20, 40, 80H, is transferred by the command MS and is received by the

Configuration for this check mode is that you must have another FP-200 with the "ML" program loaded and the receive side must be in receive mode to load data in (the command ML must be executed) before transferring data. In addition to above setting, you must make wiring between the two cables, FP-280RSC as shown in Fig. 17.

#### RECEIVE SIDE

## Enter ML ← and Y (if both sides are ready)

After receiving data at the receive side, data is verified with original data and its result is indicated by message "OK" or "ERROR."

#### TRANSFER SIDE

#### 2. Enter MS [4] and Y (if both sides are ready)

#### FDD READ/WRITE CHECK

This command firstly formats a diskette and then write and read data in all sectors and tracks, 0-34.

During the operation, sector and track numbers where data is written and is read are shown on the LCD. When the operation ends, the result is indicated by "OK" for correct, or "ERROR" for erratic read/write operation.

- 1. Enter FD
- After the program is loaded, remove the test program diskette from the drive and insert a work diskette instead.
- Enter Y when it is ready for formatting.
   The formatting should end in 20 seconds.
- 4. Then data is automatically written.




Fig. 17 WIRING FOR THE CHECK MODE

\*\*\*\* FDD CHECK \*\*\*\*

TRACK = 34

SECTOR = 8

\*\*\*\*\* OK \*\*\*\*\*

END? Y OR N = \_

Fig. 18

#### a SERVICE TOOLS AND TEST EQUIPMENT

Tools and equipment listed below are required to maintain and repair this computer unit accurately and promptly. Although most of the tools and equipment are probably available throughout the world, any tools or equipment not available from commercial sources in your local area can be obtained by contacting the overseas parts supply division, giving part code number, name, etc. Please allow four to five weeks for delivery from the date of your order.

Place order with: Casio Computer Co., Ltd.

20th Floor, Shinjuku-Sumitomo Bldg. 2-6, Nishi-Shinjuku, Shinjuku-ku

Tokyo 160, Japan Telex: J26931 CASIO

#### SERVICE TOOLS

NAME	CODE NO.
1. PHILLIPS SCREWDRIVER, TYPE M2	00030563
2. PHILLIPS SCREWDRIVER, TYPE M3	00030564
3. FLAT SCREWDRIVER	00019650
4. CUTTERS	00019419
5. PLIERS	00019534
6. A PAIR OF TWEEZERS	00019418
7. SOLDERING IRON	00019652
8. SOLDER	00019401
9. SOLDER SUCKER	00019488
10. SODER WICK	00019400
11. LSI-REMOVING SOLDERING IRON	00019407
UNTEX 25 (AC 100-117 V)	
12. LSI-REMOVING SOLDERING IRON	00019594
UNTEX 25 (AC 220-240 V)	TOUTON TO COMPANY
13. LSI-REMOVING SOLDERING TIP (KM-813*1)	00019591
14. LSI-REMOVING SOLDERING TIP (KM-813*3)	00019585
15. TEST PROGRAM	
TEST EQUIPMENT	Salar Sa
1. OSCILLOSCOPE, 50-100 MHz WITH 3 PROBES	The state of the s
2. MULTIMETER	00019458

### FP200 (PX-1)

Item	Code No.	Parts Name	Specification	Q'ty	•	Unit Price J.F. Yen (V) (FOB: JAPAN)
	MAIN	P.C.B. (P1-1) ASSEMBLY	C127-1			1
4	20001119		RP5C01	1		
4	20007435		TC5518BF-20	4		
*	20014491	LSI (Rom)	HN613256PC01	1		
-	20020334	LSI (Gate array)	µPD65010G-030	1		
前	20040076	LSI (CPU)	MISIMBOC85A/GS	1		
	21003247	MOS IC	TC4050BP	3		
	21003867	C-MOS IC	TC40H002P	2	-	
	21003875	MOS IC	TC40H000P	2		
	21003905	C-MOS IC	TC40H032P	2		
	21003948	MOS IC	TC40H368P	2		
	21003990	MOS IC	TC40H139P	1		
	21004002	MOS IC	TC50H000P	4		
a	21004111	MOS IC	TC40H245F	1	F-35	
4	21004120	MOS IC	TC40H008P	1	A3	
2	21004138	MOS IC	TC50H001F	3	CA	
	21110949	Bipolar IC	HD74LS367P	5		
	21112267	Bipolar IC	SN75189N	1	1939	
	21112275	Bipolar IC	SN75188N	1	E	
	21208086	Linear IC	LM393P	1		
	21800306	MOS IC	TC40H138P	1		
	22003577	Transistor	2SA1015	2	10	
	22202375	Transistor	2SC945	3	10	
	23001021	Diode	1\$2075K	11	10	
	23209578	LED	LN28, CS	1	10	200
	25202155	Crystal oscillator	PX-1-6144	1	10	
	26004918	Carbon film resistor	R-25-1K-J (1 Kohm, ¼ W)	1		ES THE
	26005710	Carbon film resistor	R-25-2.2K-J (2.2 Kohm, ¼ W)		10	
	26009715	Carbon film resistor	R-25-100K-J (100 Kohm, ¼ W)	1	10	
1	26010519	Carbon film resistor	R-25-220K-J (220 Kohm, ¼ W)	2	10	
	26012112	Carbon film resistor		4	10	
	26007313	Carbon film resistor	R-25-1M-J (1 Mohm, % W)	5	10	
	26005515	Carbon film resistor	R-25-10K-J (10 Kohm, % W)	3	10	
	26010918	Carbon film resistor	R-25-1.8K-J (1.8 Kohm, ¼ W)	4	10	
	26008719		R-25-330K-J (330 Kohm, ¼ W)	3	10	
	26006716	Carbon film resistor	R-25-39K-J (39 Kohm, ¼ W)	1	10	The San
1	10000716	Carbon film resistor	R-25-5.6K-J (5.6 Kohm, ¼ W)	1	10	

Notes:

গ্ৰ: parts newly employed Q'ty: quantity used per unit +: minimum order per supply

Rank: A: Essential
B: Stock recommended
C: Less recommended
X: No stock recommended

	-	Parts Name	Specification	Q'ty		Unit Price J.F. Yen (Y) (FOB: JAPAN	XZAZA
trem	Code No.		20001	1			TX X
Henry		Key contact rubber B P1	C350-1	4	10		X
74	64000888	housean A PI	C465-1	8	10		X
日分	64001078	Function button B P1	C466-1	2	10		X
9 17	64001086	Till section 191	0471-1	2	10		X
10 %	64001094	Button spring P1	0476-1	2	10		X
114	64001141	Slide plate P1	C477-1		10		X
121	84001189	Slide cap P1		1	10		
			C484-1		10		X
13 %	64001209	Function button C P1	C274A-1	1			X
14 1	64300300	Keyboard sealed plate P1	C249B-1	,	1		
16 11	64370081	Upper case sub assembly	C347-1	1			X
16 %	64000861	Display window P1	C482-1	1			X
17 1	64001272	Decoration plate B P1	Caox				X
		BAORD P.C.B. (P1-E4) C	243-1				1
	2. KEYI	BAORD P.G.B. W.	151588	16	1	0	1
	23003031	Diode		1			8
4	36120223	Terminal	2-4	1			X
4	43080013	P.C.B. P1-E3	C388-1	1			X
*	43080027	P.C.B. P1-E4	C129B-1				X
	64001205	PC Joiner 2 P1	C480-2	1			X
*		Joiner holder 5 P1	C481-5	2		10	)
**	64001256	Joiner holder 6 P1	C481-6			10	)
4	64001264		C479-2				
4	64003291	FFC Joiner 2 P1 BOARD SUB ASSEMB					
-	55801274	Ball bearing	SUS304	1		10	
		Slide contact B	M4797B-1	1		10	
	59014972		M4491-1			10	
	39100480	Slide spring					
6	39104010	Stide board	M4876-1		1	10	
	4. RETU	IRN BUTTON ASSEMBL	Y C364A-1				
T	64000896	Return button P1	C351-1	IBME E	1	10	
	64001108	Plunger P1	C472-1		2	10	
	64001116	Return button hung P1	C473-1		1	10	
						10	
!	5. SPACE	BUTTON ASSEMBLY	C363A-1				
	64000900	Space button P1	C353-1		1	10	
	34001108	Plunger P1					
-			C472-1	The second live	2	10	10 may 10 m

Notes: 

: parts newly employed

O'ty: quantity used per unit

\*: minimum order per supply

Rank: A: Essential
B: Stock recommended
C: Less recommended
X: No stock recommended

1	Code No.	Parts Name	Specification	1111		1000	
Hely		Space button ring P1	C483-1			MA	<b>省外</b> [2]
	64001281	Space button hung P1	C474-1	1		4	TANKE A
*	64001124	Space butter		1			
*		ASII key top set PIU	C251-1				1
	64001370	ASII KEY SEP					1
*		Control button set PIU	C382-2				1/1
4	64001418	Control Data		1			×
		CASE ASSEMBLY C123-Z			L		
-		Screw, pan (+)	3 x 5		T		
-	50411401	Tapping bind screw	3 x 8	3		50	×
2	51111362	Tapping bind screw	3 x 6, ZMC-3	5		50	×
30	51500938	Tapping bind screw	2.6 × 8, ZMC-3	1		50	X
40	51500946	Tapping bind screw	2.3 × 8, ZMC-3	2 2		50	X
50	51501101	Tapping bind screw	3 x 10, ZMC-3	2		50	X
6	51613031	Screw (+)	3×6	1		50	×
7	51614071	Screw (+)	C341-1			10	)
84	64000811	Battery cover P1	C361-1		1	10	1
94	64001396	Pack cover sub assembly P1	C4146-1		1		
10 0	64001981	Earth terminal P1	C4147-1		1	10	
110	64001990		C4179-1		1	10	
121	64003313		C4180-1		1	10	
13	64003321				1	10	
14:	64003330		C4181-1				
15	64003364	S1 insulation plate P1	C4183-1		1	10	
	1	The same and and	OCARDI V. C262.1				
	-	ATING BATTERY BOX AS	C241-1		1	T	
참	64000802	Battery box P1			1	10	
ů.	64000951	Battery spring 1 P1	C455-1		1	10	
ù	64000969	Battery spring 2 P1	C456-1				
à	64000977	Battery spring 3 P1	C457-1		1	10	
		R CASE UNIT C244-Z			1	10	
4	30304055	Ferrite core	L5718 x 6 x 10		,	10	
\$	34205019	Power switch	S-1		,	10	
	35123148	Power jack	J-018		,		
公	35900802	1L-G-2S connector	E31552-10		1	1-3	
4	35900985	1L-G-5S connector	E31552-13		2	10	12
4	36603046	Terminal	2-4		_		
						Stock reco	commended mmended recommended

☆: parts newly employed Q'ty: quantity used per unit +: minimum order per supply

1	Item	Code No	. Parts Name	C- II				
1	*	6400128	1 Space button ring P1	Specification	Q'ty	*	Unit Price J.F. Yen (¥)	RAZK
	拉	64001124	Space button hung P1	C483-1		-	(FOB: JAPAN)	K
			-ton nung P1	C474-1	1	10		X
	*	64001370	ASII key top set PIU	C251-1	1	10		×
2		64001418		0201-1	1			×
			Dutton set PIU		1			
		LOWE	ER CASE ASSEMBLY C123-					X
1	!	50411401	Screw, pan (+)					
2	1	51111362		3 x 5	3	50		
3		51500938	- Leaning autic screw	3 x 8	5	50		X
4		1500946	-FFg office screw	3 x 6, ZMC-3	1	50		X
5		1501101	a puid scieM	2.6 x 8, ZMC-3	2			X
			Tapping bind screw	2.3 x 8, ZMC-3		50		X
6		1613031	Screw (+)	3 x 10, ZMC-3	2	50		X
7		1614071	Screw (+)	3 x 6	2	50		X
8	₽ 6	4000811	Battery cover P1	C341-1	1	50		X
91	₾ 6	4001396	Pack cover sub assembly P1	C361-1	1	10		C
10	<b>≈</b> 6	4001981	Earth terminal P1		1			X
11:	± 6	4001990	Terminal head P1	C4146-1	1			X
12 :		4003313	P label P1	C4147-1	1	10		X
13:		4003321		C4179-1	1	10		X
14:			Insulation plate P1	C4180-1	1	10		X
		4003330	Press plate P1	C4181-1	1	10		X
15 0	6	4003364	S1 insulation plate P1	C4183-1	1	10		X
		OPERA	TING BATTERY BOX ASS	EMBLY C362-1				
*	64	000802	Battery box P1	C241-1	1			
*	64	000951	Battery spring 1 P1	C455-1	1	10		X
*		000969	Battery spring 2 P1	C456-1		10		X
÷			Battery spring 3 P1	C457-1	1 1	10		X
						10		X
		LOWER	CASE UNIT C244-Z					
1=	3030	04055	Ferrite core	L5718 × 6 × 10	1	10		X
2 =	3420	05019 F	Power switch	S-1	1	10		X
	3512	3148 P	ower jack	J-018	1	10		C
4 3	3590	0802 1	L-G-2S connector	E31552-10	1			×
<b>a</b> 3	35900	0985 1	L-G-5S connector	E31552-13	1			×
2 3	BBOT	3046 T	erminal	2-4	2	10		X

Notes: 

parts newly employed

O'ty: quantity used per unit

minimum order per supply

Rank: A: Essential

B: Stock recommended
C: Less recommended
X: No stock recommended

Item	Code No.	Parts Name	Specification	01		Unit Price J.F. Yen (V) (FOB: JAPAN)
		Bind tapping screw (+)	3 x 6, ZMC-3	1		TO AN
7 17	51500938	Screw pan (+)	3 x 6, ZMC-3	1	50	
8	61613040	Pony tie	P.T 75	,	10	
9	55600201	Battery spring G67	A43656-1		10	
10	60006091	Battery spring B2 G513	P409A-1		10	
110	62693301	Battery spring 10A-A	A4353A-1		10	
12 m	64000934	Power switch fixing metal	C453-1			
*	64300385	Power switch cap P1	C345A-1	1	10	
40	64370120	Lower shield sub assembly PIU	C2458-2	1		
*	64001388	Upper shield sub assembly P1	C360-1	1		
1					1 1 1 1 1	
1						
1						
1						
					199	

Notes:

O'ty: quantity used per unit

minimum order per supply

Rank: A: Essential
B: Stock recommended
C: Less recommended
X: No stock recommended

## FP-205ROM (PX-107AA)

urii .	Code No.	Parts Name	Specification	Q'sy		Unit Price J.F. Yen (Y) (FOB: JAPAN)	RANK
1	21003966	C-MOS rom IC	TC40H000F	1			8
	28004918	Carbon film resistor	R-25-1K-J (1 Kohm, ¼ W)	1	(10)		2
	27206069	Module resistor	EXB-9808-224M (220 Kohm, 50 W)	3	(10)		,
	28109024	Multilayer ceramic chip capacitor	ECU-XIH-104ZFM (0.1 μF, 50 V)	2	(10)		,
	28901437	Chip tantalum capacitor	ECSE1CB106	1	(10)		>
	43080020	P.C.B. P106/P107-1	C260-1	1			>
	64001574	Switch contact spring P105	C448-1	2	(10)		(
	63330000	Flat screw A-G3178	A45491-13	2	(50)		×
45	64001523	Upper case P105/P107	C235-1	1			×
	64001531	ROM lower case P106	C236-1	1			×
	64001558	Interconnector P105	C446-1	1			C
	64001566	Pack fixing plate P105	C447-1	1			×
	64001582	Earth spring sub assembly	C451-1	1			×
	64001591	Earth spring fixing metal P105	C452-1	2	(10)		×
	64001621	Name label 3 P107	C4112-3	1	(10)		×
1		0	A STATE OF THE STA				
			100000000000000000000000000000000000000				
			100000000000000000000000000000000000000				

Notes:

Q'ty: quantity used per unit minimum order per supply

Rank: A: Essential

B: Stock recommended
C: Less recommended
X: No stock recommended

## FP-201 RAM PACK (PX-105AA)

Item	Code N	o. Parts Name	Specification	Q'ty		Unit Price J.F. Yen (y) (FOB: JAPAN)	-
1	2000743	35 C-MOS RAM	TC5518BF-20	4			-
1 4	(2002025		(μPD449G-1)	(4)			1
1 22	2100414		TC40H139F	1			1
ti di	2810902		ECU-XIH-104ZFM (0.1 μF, 50 V)	5	(10)		
·	2890143	7 Chip tantalum capacitor	ECSE1CB106	1	(10)		
☆	43080019	9 P.C.B. P105-1	C259-1	1			
☆	64001574	Switch contact spring P105	C448-1	2	(10)		
	63330000	Flat screw A-G317B	A45491-13	2	(50)		
垃	64001523	Upper case P105, 107	C235-1	1			
*	64001540	RAM lower case P105	C237-1	1			
位	64001558	Interconnector P105	C446-1	1			
#	64001566	Pack fixing plate P105	C447-1	1			
拉	64001582	Earth spring sub assembly	C451-1	1			
*	64001591	Earth spring fixing metal P105	C452-1	2	(10)		
4	54001604	Name label 1 P105	C4112-1	1	(10)		
		F	P-210KB (PX-511)				
00	0001251	PCB-CSO-16	56-8342				The second second
00	0001252	DIN connector	56-8352				
00	0001253	Membrane CSO-16	56-8345				
00	001254	Heat seal D-9	56-7378				
00	001255	Holder metal	56-8142	1			
00	001256	Holder metal fixing screw	56-0088	1			
000	001257	KCD type keyboard switch (Small)	56-6442	14	(50)		
000	001258	KCD type keyboard switch (Large)	56-6443	2			
000		Crank shaft CW	56-7841				
000		Crank guide CW		2	(10)		
			56-7842	4	(10)		The second
000	01261   K	Vey top set (Small)	FOOR				
000		(Sey top set (Small) 15 pcs.)	56-3941	1			

☆: parts newly employed Q'ty: quantity used per unit \*: minimum order per supply

Rank: A: Essential

B: Stock recommended
C: Less recommended
X: No stock recommended

part	and the same of th	Parts Name	Specification	Q'ty		Unit Price J.F. Yen (¥) (FOB: JAPAN)	RAZK
	00001262	Key top (Large)	D56-8876	1			×
*	00001263	Upper case CSO-16	56-8257	1			x
*	00001264	Lower case CSO-16	56-8258	1			X
	00001265	Cord holder CSO-16	56-8259	1			X
	00001266	Tapping screw M3 x 6	56-4965	2	(50)		X
	00001267	Tapping screw M3 x 8	56-0086	4	(50)		X
	00001268	Seal CSO-16	56-8349	1			X
	00001269	Rubber foot	56-8351	4	(10)		×
		The second second second					
				NAME OF TAXABLE PARTY.	The second second second	THE RESERVE OF THE PARTY OF THE	700000000000000000000000000000000000000


Notes: 


parts newly employed


Q'ty: quantity used per unit

minimum order per supply

A: Essential
B: Stock recommended
C: Less recommended
X: No stock recommended







Your constructive comments and suggestions concerning the contents of this service manual will assist us in our continuous efforts to improve the quality, the accuracy and the usefulness of this service manual.

If you have any comments and/or suggestions, please mail them to:

Casio Computer Co., Ltd.
Overases Service Division
20F, Shinjuku-Sumitomo Bldg.
2-6, Nishi-Shinjuku, Shinjuku-ku
Tokyo 160, Japan

Telex: J26931 CASIO

CASIO COMPUTER CO., LTD.